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Abstract
Scaling of nanoelectronics consequently comes along with power consumption in integrated
circuits, either in terms of static power consumption Pstatic due to different leakage con-
tributions or in terms of dynamic power consumption Pdynamic, accounting for the power
density arising in an integrated circuit and thus, restricting an arbitrary miniaturization.
Since dynamic power consumption scales with the second power of the supply voltage,
Pdynamic ∝ V 2DD, a reduction of the latter represents a promising approach in order to enable
low power electronics. However, a reduction of the supply voltage VDD inevitably results in
an either lowered on-current Ion or increased off-current Ioff of a metal-oxide-semiconductor
field-effect transistor (MOSFET). A reduction of the subthreshold swing SS of the transistor
as a measure of the steepness of its transition from the off- to the on-state in turn allows
for a reduction of the supply voltage VDD without accepting an either lowered on-current
Ion or increased off-current Ioff. However, since charge transport in a MOSFET is based on
thermionic emission over a potential barrier due to a broadened Fermi distribution function,
its subthreshold swing SS is limited to 60 mV/dec at room temperature T = 300 K. In order
to overcome this inherent limitation of a MOSFET and allow for a smaller subthreshold
swing SS, the tunnel field-effect transistor (TFET) has been suggested as a promising alter-
native due to its charge transport realized by means of quantum mechanical band-to-band
tunneling (BTBT).
Within the framework of this thesis, two different proposals of a TFET device concept
allowing for low power applications are investigated. As a first approach, a vertical Silicon-
Germanium/Silicon (SiGe/Si) heterostructure TFET is considered which makes use of
strained SiGe as a material with smaller band gap Eg at the source tunnel junction in
order to increase the probability for BTBT while suppressing the ambipolar switching char-
acteristics in parallel due to the use of Si with its higher band gap Eg as compared to SiGe
at the drain tunnel junction, thus enabling a heterostructure device concept. As a second
approach, a planar SiGe/Si heterostructure TFET is presented which not only makes use
of strained SiGe as a material with smaller band gap Eg at the source tunnel junction, but
also benefits from a selective and self-adjusted silicidation in combination with a counter
doped pocket at the source tunnel junction in order to enable line tunneling aligned with
the gate electric field lines in an enlarged area directly underneath the gate. In addition, for
both types of TFETs, technology computer aided design (TCAD) simulations are consulted
in order to evaluate the respective experimental results as well as to illustrate potential
improvements of each device concept.
However, the vertical SiGe/Si heterostructure n-TFET suffers from a high subthreshold
swing SS, a weak onset of the drain current Id with a pronounced S-shape as well as no
visible saturation of the drain current Id due to a strong degradation of both tunnel junc-
tions which may stem from poor electrostatic control caused by a defective interface between
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semiconductor and high-κ dielectrics as well as a pronounced surface roughness at the side
walls of the fin, both favoring trap assisted tunneling (TAT). In addition, a pronounced am-
bipolar switching characteristics despite a heterostructure device concept becomes obvious,
resulting from a much stronger contribution from TAT at the p++-SiGe tunnel junction as
compared to the n+-Si tunnel junction, caused by the different chemical compositions of their
respective interfacial oxide layers on the one hand and a much higher carrier concentration
n within the SiGe layer on the other hand, scaling TAT.
The planar SiGe/Si heterostructure p-TFET in turn reveals a high on-current Ion of
6.7 µA/µm at a supply voltage VDD of 0.5 V in parallel with an average subthreshold swing
SS of about 80 mV/dec over four orders of magnitude of drain current Id. Benchmarking the
planar SiGe/Si heterostructure p-TFET with published state of the art TFETs in terms of
on-current Ion and average subthreshold swing SS over four orders of magnitude of drain cur-
rent Id highlights the planar SiGe/Si heterostructure p-TFET outperforming other devices
due to line tunneling aligned with the gate electric field lines being the dominant contribu-
tion to BTBT. Pulsed measurements allow for an identification of TAT being responsible for
a degradation of the subthreshold swing SS. A sharp transition of the activation energy Ea
from both Shockley-Read-Hall (SRH) and TAT to BTBT regime within a small gate
voltage window ∆Vg of less than 0.4 V is revealed by means of low temperature T measure-
ments, being much steeper as compared to state of the art Si, SiGe or Ge TFETs, thus
facilitating high on-currents Ion at a low supply voltage VDD and a constant subthreshold
swing SS in parallel. Finally, p-logic Not-AND (NAND) operation is demonstrated by means
of two planar SiGe/Si heterostructure p-TFETs connected in series, highlighting their ability
for both low power electronics and logic applications down to ultra-low supply voltages VDD
of 0.1 V.
ii
Kurzfassung
Skalierung in der Nanoelektronik geht unweigerlich einher mit dem Energieverbrauch eines
integrierten Schaltkreises, sei es in Form von statischem Energieverbrauch Pstatic aufgrund
unterschiedlicher Leckstrompfade oder in Form von dynamischem Energieverbrauch Pdynamic,
der die Energiedichte in einem integrierten Schaltkreis bestimmt und so einer beliebigen
Miniaturisierung Grenzen setzt. Da der dynamische Energieverbrauch mit dem Quadrat
der Versorgungsspannung skaliert, Pdynamic ∝ V 2DD, stellt die Verringerung letzterer einen
vielversprechenden Ansatz für die Realisierung elektronischer Anwendungen mit niedrigem
Energieverbrauch dar. Jedoch hat eine Verringerung der Versorgungsspannung VDD unver-
meidlich einen entweder reduzierten An-Strom Ion oder erhöhten Aus-Strom Ioff eines Metall-
Oxid-Halbleiter-Feldeffekttransistors (MOSFET) zur Folge. Dagegen ermöglicht eine Ver-
ringerung der Unterschwellenspannung SS des Transistors als Maß für die Steilheit des Über-
ganges zwischen Aus- und An-Zustand eine Verringerung der Versorgungsspannung VDD,
ohne einen entweder reduzierten An-Strom Ion oder erhöhten Aus-Strom Ioff in Kauf nehmen
zu müssen. Da der Ladungstransport in einem MOSFET jedoch auf thermischer Emission
über eine Potentialbarriere aufgrund einer aufgeweiteten Fermi Verteilungsfunktion beruht,
ist seine Unterschwellenspannung SS auf 60 mV/dec bei Raumtemperatur T = 300 K be-
grenzt. Um diese inhärente Limitierung des MOSFETs zu überwinden und eine kleinere
Unterschwellenspannung SS zu ermöglichen, wird der Tunnel-Feldeffekttransistor (TFET)
als vielversprechende Alternative in Betracht gezogen, da dessen Ladungstransport auf quan-
tenmechanischem Band-zu-Band Tunneln (BTBT) beruht.
Im Rahmen dieser Dissertation werden zwei unterschiedliche Vorschläge eines TFET-
Bauelementkonzeptes unter dem Gesichtspunkt der Realisierung elektronischer Anwendun-
gen mit niedrigem Energieverbrauch diskutiert. Als erster Ansatz wird ein vertikaler
Silizium-Germanium/Silizium (SiGe/Si) Heterostruktur TFET untersucht, der von verspan-
ntem SiGe als einem Material mit kleinerer Bandlücke Eg an der Tunnelverbindung der
Quelle profitiert, um die Wahrscheinlichkeit für BTBT zu erhöhen, und gleichzeitig ein am-
bipolares Schaltverhalten unterdrückt, indem auf Si mit seiner größeren Bandlücke Eg an
der Tunnelverbindung der Senke zurückgegriffen wird, um auf diese Weise das Konzept einer
Heterostruktur zu realisieren. Als zweiter Ansatz wird ein planarer SiGe/Si Heterostruktur
TFET vorgestellt, der nicht nur auf verspanntes SiGe als ein Material mit kleinerer Ban-
dlücke Eg an der Tunnelverbindung der Quelle zurückgreift, sondern auch von einer selektiven
und selbstjustierenden Silizidierung in Kombination mit einer gegendotierten Tasche an der
Tunnelverbindung der Quelle profitiert, so dass Linientunneln in Richtung der elektrischen
Feldlinien in einem vergrößerten Bereich direkt unterhalb der Steuerelektrode ermöglicht
wird. Zusätzlich wird bei beiden TFETs auf Simulationen mittels technologischem, rech-
nerunterstütztem Konstruierens (TCAD) zurückgegriffen, um sowohl die jeweiligen experi-
iii
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mentellen Ergebnisse beurteilen als auch Raum für potentielle Verbesserungen des jeweiligen
Bauelementkonzeptes aufzeigen zu können.
Jedoch wird der vertikale SiGe/Si Heterostruktur n-TFET durch eine hohe Unter-
schwellenspannung SS, einen schwachen Anstieg des Senkenstromes Id mit einer aus-
geprägten S-Form sowie keiner sichtbaren Sättigung des Senkenstromes Id limitiert, die auf
eine starke Schädigung beider Tunnelverbindungen schließen lassen. Diese Schädigung beider
Tunnelverbindungen kann sowohl von schwacher elektrostatischer Kontrolle aufgrund einer
defektreichen Grenzfläche zwischen Halbleiter und high-κ Dielektrikum als auch einer ausge-
bildeten Oberflächenrauheit an den Seitenwänden der Finne herrühren, so dass Tunneln über
Störstellen (TAT) begünstigt wird. Zudem tritt ein ausgeprägtes ambipolares Schaltver-
halten trotz des Konzepts einer Heterostruktur zu Tage, das in einem stärkeren Beitrag
von TAT an der p++-SiGe Tunnelverbindung im Vergleich zur n+-Si Tunnelverbindung be-
gründet liegt. Diese unterschiedlich starke Ausprägung von TAT lässt sich einerseits auf
Unterschiede in der chemischen Zusammensetzung der jeweiligen Grenzflächenoxide und an-
dererseits auf eine deutlich höhere Ladungsträgerkonzentration n innerhalb der SiGe-Schicht,
die TAT skaliert, zurückführen.
Der planare SiGe/Si Heterostruktur p-TFET dagegen weist einen hohen An-Strom Ion von
6.7 µA/µm für eine Versorgungsspannung VDD von 0.5 V bei einer gleichzeitig mittleren Un-
terschwellenspannung SS von ungefähr 80 mV/dec über vier Größenordnungen des Senken-
stromes Id auf. Ein Vergleichsmaßstab des planaren SiGe/Si Heterostruktur p-TFETs mit
publizierten TFETs nach aktuellem Stand der Technik in Bezug auf An-Strom Ion und mit-
tlere Unterschwellenspannung SS über vier Größenordnungen des Senkenstromes Id offenbart
die Überlegenheit des planaren SiGe/Si Heterostruktur p-TFETs, die im Linientunneln in
Richtung der elektrischen Feldlinien als maßgeblichen Anteil zum BTBT begründet liegt.
Mithilfe von Pulsmessungen kann TAT als Ursprung der erhöhten Unterschwellenspannung
SS ausgemacht werden. Messungen bei tiefen Temperaturen T zeigen einen scharfen Über-
gang der Aktivierungsenergie Ea von einem durch Shockley-Read-Hall (SRH) und TAT
bestimmten Ladungstransport hin zu einem durch BTBT dominierten auf. Dieser Übergang
wird in einer geringen Spannungsdifferenz ∆Vg der Steuerelektrode von weniger als 0.4 V
vollzogen, ist deutlich schärfer als bei anderen publizierten TFETs nach aktuellem Stand der
Technik auf Basis von Si, SiGe oder Ge und begünstigt so hohe An-Ströme Ion für niedrige
Versorgungsspannungen VDD bei einer gleichzeitig konstanten Unterschwellenspannung SS.
Abschließend wird ein Nicht-UND (NAND)-Gatter in p-Logik mithilfe von zwei in Serie
verschalteten planaren SiGe/Si Heterostruktur p-TFETs realisiert, die damit ihre Eignung
sowohl im Bereich elektronischer Anwendungen mit niedrigem Energieverbrauch als auch im
Bereich von Logikanwendungen für Niedrigst-Versorgungsspannungen VDD von 0.1 V unter
Beweis stellen.
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1 Introduction
Whenever discussing scaling of nanoelectronics, Moore’s empirical law from 1965 comes
into play, suggesting a doubling of the number of transistors in a highly integrated circuit
approximately every two years [1]. Due to steady progress in technology such as the in-
troduction of high-κ dielectrics in the 45 nm node in 2007 or the establishment of tri-gate
fin-shaped field-effect transistors (FinFETs) as one step towards a three-dimensional device
geometry in the 22 nm node in 2012 [2, 3], a premature ending of Moore’s prediction could
be postponed over and over again and is valid for more than 50 years now. However, the
more the dimensions of a metal-oxide-semiconductor field-effect transistor (MOSFET) as the
key component of state of the art complementary metal-oxide-semiconductor (CMOS) tech-
nology shrink, the more contributions from leakage have to be taken into account, resulting
in an increased static power consumption Pstatic of the integrated circuit and thus, degraded
performance. Recently, Intel Corporation had to admit a slowdown of their cadence for
technology transitions from two to two and a half years [4], resulting in a pronounced de-
lay of their 10 nm node, first announced for 2015, now expected to show up in 2017. But
on the contrary, a research alliance consisting of IBM, Globalfoundries and Samsung Cor-
poration recently demonstrated a transistor incorporating a SiGe channel based on a 7 nm
node utilizing extreme ultraviolet (EUV) lithography [5], once more postponing the limits of
miniaturization and thus, further approaching the fundamental physical limits arising from
quantum mechanics. Besides static power consumption Pstatic due to leakage contributions,
dynamic power consumption Pdynamic must also be taken into account. Dense packaging of
transistors in highly integrated circuits results in a considerable energy dissipation, making
a restriction to an arbitrary miniaturization due to the limit of power density at a value of
about 100 W/cm2 much more probable than due to quantum mechanical effects [6]. Thus,
a reduction of dynamic power consumption Pdynamic is indispensable if Moore’s empirical
law should not come to its end. Since dynamic power consumption scales with the second
power of the supply voltage, Pdynamic ∝ V 2DD, a reduction of the latter represents a promising
approach in order to enable low power electronics as one key requirement for both mobility
and context-aware computing [7].
However, a reduction of the supply voltage VDD inevitably results in an either lowered on-
current Ion or increased off-current Ioff of the transistor. In this regard, a steeper transition
from the off- to the on-state of a transistor may encounter this issue, thus bringing the sub-
threshold swing SS as a further figure of merit of a transistor into focus of consideration.
Since charge transport in a MOSFET is based on thermionic emission over a potential bar-
rier due to a broadened Fermi distribution function, its subthreshold swing SS is limited to
60 mV/dec at room temperature T = 300 K. In order to overcome this inherent limitation
of a MOSFET and allow for a smaller subthreshold swing SS, new device concepts enabling
a different mechanism of charge transport are needed. As one example of such a new device
1
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concept, a Schottky barrier FET making use of impact ionization was recently experi-
mentally demonstrated, allowing for a steep subthreshold swing SS far below 60 mV/dec
[8]. However, Monte-Carlo simulations suggest a reduced switching speed in case of impact
ionization due to a considerable time required in order to activate the process of carrier
multiplication [9], claiming one major drawback of this novel device concept. With respect
to the switching speed of a transistor, the tunnel field-effect transistor (TFET) as the most
promising candidate for steep-slope devices comes into play. Charge transport in a TFET is
not based on thermionic emission over but on quantum mechanical band-to-band tunneling
(BTBT) through a potential barrier. The mechanism of BTBT was already experimentally
observed and discussed by Esaki in narrow Ge p-n junctions in 1958 [10], exhibiting a nega-
tive differential resistance (NDR) at forward bias in the corresponding current-voltage (IV)
characteristics, whereas first concepts for a transistor making use of BTBT date back to
the late 1980s [11, 12]. Finally, the first TFET enabling a subthreshold swing SS below
60 mV/dec was experimentally realized in 2005 by means of a carbon nanotube transistor
(CNT) [13], whereas the first TFET experimentally revealing a subthreshold swing SS below
60 mV/dec, but based on Si technology, came up in 2007 [14]. However, TFETs still suffer
from low on-currents Ion as compared to state of the art MOSFETs since the probability
for BTBT yields to T (E) < 1 and thus, limits charge transport in a TFET, whereas in
case of (short-channel) MOSFETs, charge transport within the channel can be assumed as
ballistic, enabling a transmission probability T (E) = 1 [15]. One possibility to encounter
the issue of low on-currents Ion is the introduction of materials with small band gap Eg
such as strained Ge or GeSn which allow for a direct band gap Eg transition in order to
enhance the transmission probability T (E). In this regard, the first TFET employing GeSn
was experimentally realized in 2012 [16, 17], providing high on-currents Ion, but still lacking
in terms of a direct band gap Eg transition due to the actual Sn content not exceeding the
critical concentration yet. However, in 2015 GeSn finally was proven to enable a direct band
gap Eg transition by means of lasing for Sn concentrations above 9% while maintaining a Si
compatible technology [18]. In summary, the recent usability of TFETs as a replacement for
MOSFETs is still quite limited, but theoretical calculations predict superior performance,
higher switching speed and less power consumption of TFETs as compared to MOSFETs for
supply voltages VDD below 0.5 V, revealing their promising potential even more pronounced
in complementary metal-oxide-semiconductor (CMOS) logic applications [19, 20], but also
in analog and sensor applications [21, 22, 23, 24].
Within the framework of this thesis, two different proposals of a TFET device concept
allowing for low power applications will be investigated. As a first approach, a vertical
Silicon-Germanium/Silicon (SiGe/Si) heterostructure TFET will be considered which makes
use of strained SiGe as a material with smaller band gap Eg at the source tunnel junction
in order to increase the probability for BTBT while suppressing the ambipolar switching
characteristics in parallel due to the use of Si with its higher band gap Eg as compared to
SiGe at the drain tunnel junction, thus enabling a heterostructure device concept. As a
second approach, a planar SiGe/Si heterostructure TFET will be presented which not only
makes use of strained SiGe as a material with smaller band gap Eg at the source tunnel
junction, but also benefits from a selective and self-adjusted silicidation in combination
with a counter doped pocket at the source tunnel junction in order to enable line tunneling
aligned with the gate electric field lines in an enlarged area directly underneath the gate. In
2
addition, for both types of TFETs, technology computer aided design (TCAD) simulations
will be consulted in order to evaluate the respective experimental results as well as illustrate
potential improvements of each device concept.
The content of this thesis is divided into five chapters. Subsequent to this introductory chap-
ter, chapter 2 provides the theoretical background which is needed to describe the physics of
the experimental work presented in this thesis, highlighting the different working principles of
a MOSFET and a TFET respectively as well as discussing strain engineering and equivalent
oxide thickness (EOT) scaling as two possibilities in order to improve subthreshold swing
SS and on-current Ion of a TFET. The vertical SiGe/Si heterostructure n-TFET will be
introduced in chapter 3, first motivating this device concept by means of TCAD simulations,
then presenting the experimental results obtained by direct current (DC) characterization.
Chapter 4 presents the experimental results obtained from the planar SiGe/Si heterostruc-
ture p-TFET. Besides DC characterization, pulsed measurements and low temperature T
analysis are performed in order to describe the physics emerging in this TFET structure.
TCAD simulations assist in evaluating the experimental results and identifying critical pro-
cess parameters. In addition, as a first step towards logic applications, a Not-AND (NAND)
gate is presented, realized by means of p-TFET logic. Finally, chapter 5 concludes by sum-
marizing the different results derived within the framework of this thesis and by giving an
outlook by means of TCAD simulations for an optimized TFET device concept based on
the planar SiGe/Si heterostructure p-TFET in order to demonstrate TFETs as a fierce com-
petitor of MOSFETs in terms of low power electronics as well as low power CMOS logic
applications.
3

2 Theoretical Background
This chapter provides the theoretical background which is needed in order to describe the
physics of the experimental work presented in this thesis. At first, basic principles concern-
ing power consumption in integrated circuits are highlighted in order to motivate the focus
of this thesis on low power electronics. The MOSFET as the key component of state of the
art CMOS technology is discussed, briefly deriving its subthreshold characteristics. Subse-
quently, the TFET as one candidate to overcome the inherent limitations of a MOSFET
is introduced. Kane’s BTBT model as well as different BTBT mechanisms and additional
properties emerging in a TFET are deduced and discussed in order to describe its physics.
Finally, strain engineering and EOT scaling as two possible techniques in order to optimize
design and operation of a TFET are considered.
2.1 Power Consumption in Integrated Circuits
Power consumption in integrated circuits arises from dynamic power Pdynamic, short-circuit
power Pshort-circuit and static power Pstatic as three independent contributions [25]. Figure
2.1.1 sketches these different components of power consumption in an integrated circuit.
Dynamic power Pdynamic and short-circuit power Pshort-circuit are also known as the switching
power of an integrated circuit. Both are consumed whenever transistors change their logic
GND GND
VDD
Pdynamic
Pstatic
Pshort-circuit
Cload
Figure 2.1.1: Schematic illustration of the different contributions to power consumption arising in
integrated circuits. Dynamic power Pdynamic and short-circuit power Pshort-circuit are consumed when
transistors change their logic state due to charging and discharging of load capacitors Cload whereas
static power Pstatic in turn dissipates due to different leakage contributions.
5
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state due to charging and discharging of load capacitors Cload. The dependency of the
dynamic power Pdynamic on the supply voltage VDD can be described as
Pdynamic = ACloadV 2DDf , (2.1.1)
where A denotes the activity factor, ranging between 0 and 1, as a measure of the average
switching activity in the integrated circuit and f is the corresponding switching frequency.
Static power Pstatic in turn dissipates due to different leakage contributions like reverse biased
diode leakage, gate induced drain leakage, gate oxide tunneling and subthreshold leakage
and depends linearly on the off-current Ioff of a transistor:
Pstatic = IoffVDD. (2.1.2)
The off-current Ioff of a transistor in turn is mainly dominated by the subthreshold leakage.
As a consequence, the dependency of the off-current Ioff on the supply voltage VDD can also
be approximated by the subthreshold swing SS as a figure of merit of a transistor, allowing
for the evaluation of the steepness of its transition from the off- to the on-state [15]:
SS ≈ VDD
log
(
Ion
Ioff
) , (2.1.3)
which is equivalent to
Ioff = Ion · 10−
VDD
SS . (2.1.4)
Equation (2.1.4) reveals an exponential increase of the off-current Ioff of a transistor for a
reduction of the supply voltage VDD but keeping the on-current Ion constant. This unfavor-
able behavior becomes visible in the corresponding transfer characteristics plotting the drain
current Id of the transistor as a function of the gate voltage Vg as illustrated in figure 2.1.2.
A reduction of the supply voltage VDD without accepting an either lowered on-current Ion or
increased off-current Ioff can only be achieved by a smaller subthreshold swing SS enabling
a sharper transition from the off- to the on-state of the transistor as already indicated in
chapter 1.
2.2 Physics of a MOSFET
A MOSFET is a three-terminal device making use of the electrical field-effect in order to
control charge transport from a doped source to a doped drain through an intrinsic channel.
The electrostatic potential within the channel is controlled by an electrically isolated gate
electrode determining the metal-oxide-semiconductor (MOS) capacitor of the transistor. In-
jection of carriers from the source into the channel is based on thermionic emission over
a potential barrier due to a broadened Fermi distribution function in the source. In case
of n-MOSFET operation as depicted in figure 2.2.1, source and drain are n+-doped and a
positive voltage Vd > 0 at the drain is applied, resulting in the conduction band edge of
the channel being a potential barrier for electrons from source and drain respectively. By
applying a positive voltage Vg > 0 at the gate electrode, conduction and valence band in
the channel are lowered in energy, allowing for charge transport between source and drain
6
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Figure 2.1.2: Schematic illustration of the transfer characteristics of a MOSFET, revealing an
exponential increase of the off-current Ioff of a transistor for a reduction of the supply voltage VDD but
keeping the on-current Ion constant. A reduction of the supply voltage VDD without either accepting
a lowered on-current Ion or increased off-current Ioff can only be achieved by a subthreshold swing
SS below 60 mV/dec enabling a sharper transition from the off- to the on-state as provided in case
of a TFET.
due to a reduced potential barrier, indicated by the surface potential Φch of the channel.
Thereby, the characteristics of the drain current Id depend exponentially on the broadening
of the Fermi distribution function as deduced in chapter 2.2.1.
2.2.1 Subthreshold Characteristics
Charge transport in a MOSFET can be derived by means of the Landauer-Büttiker
formalism interpreting conduction in a one-dimensional system as a transmission problem
[26]:
Id =
2e
h
∫
E
dE T (E) [fs (E)− fd (E)] , (2.2.1)
where e is the elementary charge, h the Planck constant, T (E) the transmission probability
and fs and fd represent the Fermi distribution functions of source and drain respectively.
As already suggested in chapter 1, assuming ballistic transport within the channel yields a
transmission probability T (E) = 1 for energies E > Φch greater than the surface potential of
the channel and T (E) = 0 for all other energies, simplifying the integral in equation (2.2.1)
to:
Id ≈ 2e
h
∫ ∞
Φch
dE [fs (E)− fd (E)] . (2.2.2)
Applying a positive drain voltage Vd > 0 causes a lowered chemical potential µd < µs at
the drain as compared to the source. As a consequence, the contribution of the Fermi
7
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Figure 2.2.1: Schematic illustration of the band structure and corresponding transfer characteristics
in case of n-MOSFET operation with source and drain being n+-doped and a positive voltage Vd > 0
at the drain applied. By applying a positive voltage Vg > 0 at the gate electrode, conduction and
valence band in the channel are lowered in energy, allowing for charge transport based on thermionic
emission between source and drain due to a reduced potential barrier, indicated by the surface
potential Φch of the channel.
distribution function of the drain becomes negligible with respect to that of the source,
fd  fs, further simplifying the integral in equation (2.2.2) to:
Id ≈ 2e
h
∫ ∞
Φch
dE fs (E) . (2.2.3)
Assuming charge transport in the subthreshold regime of a MOSFET, the Fermi distribution
function fs of the source can be approximated by the Boltzmann distribution function since
the surface potential of the channel is much greater than the chemical potential of the source,
Φch  µs, thus allowing for an analytic solution of the integral in equation (2.2.3):
Id ≈ 2e
h
∫ ∞
Φch
dE exp
(
−E − µs
kBT
)
= 2e
h
kBT exp
(
−Φch − µs
kBT
)
. (2.2.4)
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In order to evaluate the steepness of the transition of a MOSFET from its off- to its on-state,
the subthreshold swing SS as one figure of merit is defined:
SS =
[
∂ log Id
∂Vg
]−1
= ln (10)
[
1
Id
∂Id
∂Vg
]−1
= ln (10)
[
1
Id
∂Id
∂Φch
∂Φch
∂Vg
]−1
, (2.2.5)
where the first derivative of the drain current Id with respect to the surface potential Φch
of the channel can be calculated from equation (2.2.4). In order to evaluate the influence of
the gate voltage Vg on the surface potential Φch of the channel, the gate capacitance C of a
MOSFET has to be taken into account [6]:
C = ∂Qdepl
∂Vg
+ ∂Qinv
∂Vg
=
(
∂Qdepl
∂Φch
+ ∂Qinv
∂Φch
)
∂Φch
∂Vg
= Cdepl + Cinv
e
∂Φch
∂Vg
, (2.2.6)
with Cdepl and Cinv being the capacitances in depletion and inversion respectively. In ad-
dition, the gate capacitance C can be described as a combination of a parallel and a series
connection of depletion, inversion and oxide capacitances Cdepl, Cinv and Cox:
C = (Cdepl + Cinv)Cox
Cox + Cdepl + Cinv
. (2.2.7)
Combining equations (2.2.6) and (2.2.7) yields the dependency of the surface potential Φch
of the channel on the gate voltage Vg:
∂Φch
∂Vg
= e
(
Cox
Cox + Cdepl + Cinv
)
. (2.2.8)
As a consequence, the subthreshold swing SS of a MOSFET becomes a function of the
temperature T and the different contributions from the gate capacitance C:
SS = ln (10) kBT
e
(
1 + Cdepl + Cinv
Cox
)
. (2.2.9)
Assuming the oxide capacitance is much greater than the capacitances in depletion and
inversion, Cox  Cdepl + Cinv, the lower limit of the subthreshold swing SS of a MOSFET
at room temperature T = 300 K can be calculated as:
SS = ln (10) kBT
e
≈ 60 mV/dec. (2.2.10)
2.3 Physics of a TFET
In contrast to a MOSFET, charge transport in a TFET is not based on thermionic emission
over a potential barrier but on quantum mechanical BTBT. Therefore, source and drain are
doped with opposite dopant species, resulting in a gated p-i-n structure which is operated
in reverse bias conditions. In case of p-TFET operation as illustrated in figure 2.3.1, the
source is n+-doped whereas the drain is p+-doped and a negative voltage Vd < 0 at the
drain is applied, resulting in the conduction band edge of the channel being a potential
9
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Figure 2.3.1: Schematic illustration of the band structure and corresponding transfer characteristics
in case of p-TFET operation with the source being n+-doped, the drain being p+-doped and a negative
voltage Vd < 0 at the drain applied. By applying a negative voltage Vg < 0 at the gate electrode,
conduction and valence band in the channel are raised in energy, causing an energy overlap ∆Φ
between the conduction band of the source and the valence band of the channel. This energy overlap
∆Φ defines the tunneling window for BTBT from the source into the channel.
barrier for electrons from the source and the valence band edge of the channel being a
potential barrier for holes from the drain. By applying a negative voltage Vg < 0 at the gate
electrode, conduction and valence band in the channel are raised in energy, causing an energy
overlap ∆Φ between the conduction band of the source and the valence band of the channel.
This energy overlap ∆Φ defines the tunneling window for BTBT from the source into the
channel. Thereby, the confinement of the tunneling windows gives rise to a band-pass filter
like behavior of the TFET due to a cut off of the high and low energy tale of the Fermi
distribution function, allowing for a subthreshold swing SS lower than 60 mV/dec as in case
of a MOSFET.
2.3.1 Kane’s BTBT Model
BTBT as a quantum mechanical process is based on the assumption that electrons can not
only be described as particles but also as wave functions. In contrast to classical mechanics,
10
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these wave functions are not fully reflected at a potential barrier but have a finite probability
to penetrate through and continue after the potential barrier. In case of BTBT, this potential
barrier is represented by the band gap Eg of a semiconductor. Whenever an electron tunnels
from the valence into the conduction band through the band gap Eg, an electron-hole pair
is generated.
The probability for this tunneling process can be sufficiently described by Kane’s semiclassi-
cal, local BTBT model which translates BTBT currents into generation rates G of electrons
and holes respectively. In case of a local model, the electric field as the gradient of the elec-
trostatic potential, F = −∂Φ∂x , is supposed to be both constant and uniform, being a valid
assumption as long as the electrostatic potential Φ does not change rapidly along a certain
direction x according to the so-called Wentzel-Kramers-Brillouin (WKB) approxima-
tion [27]. Thus, the generation rates G of electrons and holes can be described as a function
of the first derivative of the current density J with respect to the energy E by means of the
relation E = −eΦ:
G = 1
e
∂J
∂x
= −F
e
∂J
∂Φ = F
dJ
dE . (2.3.1)
In contrast to the current density J , the generation rates G of electrons and holes are not
dependent on the position x as long as the electric field F is constant as assumed in case of a
local model. The current density J in turn can be derived by means of the already discussed
Landauer-Büttiker formalism according to:
J = 2e
h
1
A
∫
E
dE
∑
k⊥
T (E,k⊥) [fv (E)− fc (E)] , (2.3.2)
where A denotes a normalized area and fv and fc are the Fermi distribution functions
of valence and conduction band respectively. Furthermore, the transmission probability
T (E,k⊥) is not only a function of the energy E but also of the wave vector k⊥ = ky + kz
perpendicular to the tunneling direction. Assuming an electron tunnels from a fully occupied
valence into an empty conduction band, the Fermi distribution functions of valence and
conduction band can be set to fv = 1 and fc = 0 respectively, simplifying equation (2.3.2)
to:
J ≈ 2e
h
1
A
∫
E
dE
∑
k⊥
T (E,k⊥) . (2.3.3)
Taking the first derivative of the current density J given in equation (2.3.3) with respect
to the energy E and multiplying with the electric field F yields the generation rates G of
electrons and holes as follows:
G = 2e
h
F
A
∑
k⊥
T (E,k⊥) . (2.3.4)
The sum over the transmission probabilities T (E,k⊥) as a function of the wave vector k⊥
perpendicular to the tunneling direction as stated in equation (2.3.4) can be converted into an
integral over the whole momentum space of k⊥ multiplied with its two-dimensional density
of states A(2pi)2 :
G = e2pi2hF
∫∫
k⊥
d2k⊥ T (E,k⊥) . (2.3.5)
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The transmission probability T (E,k⊥) in turn can be calculated according to the WKB
approximation as follows [28]:
T (E,k⊥) =
pi2
9 exp
(
−2
∫ x2
x1
dx Im (kx)
)
, (2.3.6)
with x1 and x2 being the classical turning points of the tunneling process and kx denoting
the norm of the wave vector kx parallel to the tunneling direction. Moreover, the norm of
the wave vector kx parallel to the tunneling direction must be a function of the position,
kx = kx (x), due to energy conservation. Thus, the transmission probability T (E,k⊥) as
stated in equation (2.3.6) has to be integrated over a path conserving the energy E on the one
hand and the wave-vector k⊥ perpendicular to the tunneling direction on the other hand. A
dispersion relation E (k) as a function of the norm k of the wave-vector k is required which
links the states of the valence band to the states of the conduction band and is valid within
the band gap Eg in parallel [29]:
E± =
Eg
2 +
~2k2
2m0
± 12
√
E2g +
Eg~2k2
mr
, (2.3.7)
where ~ = h2pi denotes the reduced Planck constant. The energy of valence and conduction
band respectively is given as the difference of the total energy and the energy arising from
the electric field, E± = E − eFx. The reduced tunneling mass in turn can be expressed by
the reciprocal of the effective masses of valence and conduction band, mr =
(
1
mv
+ 1mc
)−1
.
Assuming the contribution from the kinetic energy ~2k22m0 as negligible within the band gap
Eg, equation (2.3.7) simplifies to:
E± ≈ Eg2 ±
1
2
√
E2g +
Eg~2k2
mr
, (2.3.8)
where the norm of the total wave-vector k = kx + k⊥ can be expressed as k2 = k2x + k2⊥ =
Re (kx)2+Im (kx)2+k2⊥ with kx being solely imaginary within the band gap Eg. The non-zero
contribution of k⊥ keeps kx imaginary over an even longer path as compared to the classical
tunneling distance EgeF , resulting in a larger effective band gap Eg and thus, in a reduced
transmission probability T (E,k⊥) for large values of k⊥. In order to enable tunneling, the
energy of valence and conduction band respectively has be compensated by the energy of
the electric field, E± = eFx, allowing for equation (2.3.8) to be transformed into:
Im (kx) =
√
mr
Eg~2
√
E2g +
Eg~2k2⊥
mr
− 4
(
eFx− Eg2
)2
. (2.3.9)
Plugging equation (2.3.9) into equation (2.3.6) and setting the limits of the integral to x1 = 0
and x2 = EgeF finally allows for an evaluation of the transmission probability T (E,k⊥):
T (E,k⊥) =
pi2
9 exp
(
−pi
2√mrE3/2g
ehF
)
exp
(
− h
√
Eg
4e√mrF k
2
⊥
)
. (2.3.10)
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Combining equations (2.3.5) and (2.3.10) yields an integral which can be solved analytically
by means of the relation
∫∞
−∞ dx exp
(−ax2) = √pia . Thus, the generation rates G of electrons
and holes in the limit of both a constant and uniform electric field F can be expressed as:
G = 2pie
2√mr
9h2
√
Eg
F 2 exp
(
−pi
2√mrE3/2g
ehF
)
= AF 2 exp (−B/F ) , (2.3.11)
with A = A (Eg,mr) and B = B (Eg,mr) being material dependent parameters. Thus, equa-
tion (2.3.11) provides a sufficient approach in comparing BTBT in different semiconductors
as a function of the material dependent parameters A and B. However, the corresponding
BTBT currents derived from Kane’s semiclassical, local model tend to be overestimated due
to the assumption of both a constant and uniform electric field F , allowing for BTBT cur-
rents flowing even when no drain voltage Vd is applied since generation rates G of electrons
and holes are only a function of the electric field F , but not of the drain voltage Vd. Non-local
models as implemented in TCAD may encounter this issue by numerical integration. In this
concept, the tunneling distance is no longer determined by a local electric field F , but by
the bending of valence and conduction band due to a gradient of the electrostatic potential
Φ [30]. As a consequence, a local model does not distinguish between the generation rate Gh
of holes and the generation rate Ge of electrons, resulting in the highest generation rates G
of electrons and holes occurring within the band gap Eg, whereas a non-local model enables
a generation rate Gh of holes at the beginning and a generation rate Ge of electrons at the
end of the tunneling path as presented in figure 2.3.2.
2.3.2 Phonon Assisted BTBT
The tunneling probability as derived from Kane’s semiclassical, local model describes BTBT
in semiconductors exhibiting a direct band gap Eg. This direct band gap Eg can be overcome
by proceeding along the imaginary axis ik while keeping the same point k in momentum
space k as indicated in figure 2.3.3. In this concept, valence and conduction bands meet
at a branch point kd on the imaginary axis where a direct transition from the one into the
other band takes place. However, in semiconductors with an indirect band gap Eg such as
Si or Ge, an interaction with phonons is required in order to enable a transition between
valence and conduction band in accordance with momentum conservation. Thus, phonon
scattering bridges the gap between the two branch points ki and k′i and allows for indirect
BTBT. In case of Si and Ge, the main contribution to phonon assisted BTBT arises from
the interaction with transverse acoustic phonons due to their highest phonon occupation
number and smallest phonon energy [31]. Phonon scattering results in an earlier onset of
phonon assisted BTBT as compared to direct BTBT, introducing a stronger dependency of
the generation rates G of electrons and holes on the electric field F as considered in equation
(2.3.11) by changing the exponent from 2 to 2.5 as follows:
G = AindF 2.5 exp (−Bind/F ) . (2.3.12)
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Figure 2.3.2: Schematic illustration of the respective generation rates G of electrons and holes as
a function of the position x in case of a local or a non-local BTBT model. A local model does
not distinguish between the generation Gh of holes and the generation Ge of electrons, resulting in
the highest generation rates G of electrons and holes occurring within the band gap Eg, whereas a
non-local model enables a generation Gh of holes at the beginning and a generation Ge of electrons
at the end of the tunneling path.
The material dependent parameters Aind and Bind have to be adjusted as well in order to
account for the interaction with phonons:
Aind =
ge5/2 (1 + 2Nta)D2ta (mDOS,vmDOS,c)3/2
221/4h5/2ρEtam5/4r E7/4g
and Bind =
27/2pim1/2r E3/2g
3eh , (2.3.13)
with Nta being the phonon occupation number, Dta the phonon deformation potential and
Eta the energy of transverse acoustic phonons. The density of the semiconductor itself is
denoted by ρ. In addition, a degeneracy factor g = 2gvgc is introduced in order to account
for the degeneracy of spin and the degeneracy of different valleys in valence and conduction
band respectively with the latter requiring an introduction of effective density of state (DOS)
masses mDOS,v and mDOS,c of valence and conduction band respectively.
2.3.3 Trap Assisted Tunneling
Similar to phonon assisted BTBT, trap assisted tunneling (TAT) enables a tunneling process
without an energy overlap ∆Φ of valence and conduction band already established by an
external electrical field F , also resulting in an earlier onset of TAT as compared to direct
14
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Figure 2.3.3: Schematic illustration of a direct and an indirect BTBT process. A direct band gap
Eg can be overcome by proceeding along the imaginary axis ik while keeping the same point k in
momentum space k. Valence and conduction band meet at a branch point kd on the imaginary axis
where a direct transition from the one into the other band takes place. In case of an indirect band
gap Eg, an interaction with phonons is required in order to enable a transition between valence and
conduction band in accordance with momentum conservation. Thus, phonon scattering bridges the
gap between the two branch points ki and k′i and allows for indirect BTBT.
BTBT. Carriers from the source tunnel into trap states of an energy Et within the band
gap Eg of the channel and reach its bands by thermal excitation from these trap states as
shown in figure 2.3.4 [32]. Trap states can be introduced by traps at the interface of the
oxide, defects due to ion implantation at the tunneling junction or dopants themselves. TAT
arising from the latter will be discussed in more detail in chapter 3.2.2.
E
Ec
Ev
Et
EF,s
Figure 2.3.4: Schematic illustration of a TAT process. Carriers from the source tunnel into trap
states of an energy Et within the band gap Eg of the channel and reach its bands by thermal excitation
from these trap states.
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Since the excitation of carriers from trap states into the channel is based on thermionic
emission, a dependency on the Fermi distribution function arises. As a consequence, the
band-pass filter like behavior of a TFET is lost, degrading the lower limit of the subthreshold
swing SS to 60 mV/dec as in case of a MOSFET.
2.3.4 Shockley-Read-Hall Recombination
The recombination of electrons from the conduction band with holes from the valence band
by means of trap states of an energy Et within the band gap Eg is known as Shockley-
Read-Hall (SRH) recombination [33, 34]. The process describes a non-radiative recombi-
nation, being much more probable than direct recombination since less energy is needed for
activation. The energy released during this recombination process is consumed by lattice
vibrations. The resulting recombination rate R can be calculated as:
R = np− n
2
i
(n+ n0) τp + (p+ p0) τn
, (2.3.14)
with
n0 = ni exp
(
Et − EF
kBT
)
and p0 = ni exp
(
EF − Et
kBT
)
, (2.3.15)
where n and p denote the carrier concentrations of electrons and holes respectively and τn
and τp their corresponding lifetimes. The energy Et of the trap states is given with respect
to the Fermi energy EF. Moreover, the intrinsic carrier concentration ni of a semiconductor
can be expressed as [27]:
ni =
√
NcNv exp
(
− Eg2kBT
)
, (2.3.16)
with Nc and Nv being the DOS in conduction and valence band respectively. Equation
(2.3.16) reveals an increase of the intrinsic carrier concentration ni of the semiconductor
with decreasing band gap Eg [35].
In case of TFET operation as described in chapter 2.3, the p-i-n structure is operated in
reverse bias conditions, resulting in electrons from the channel flowing to the n+-doped region
and holes from the channel to the p+-doped region respectively as depicted in figure 2.3.5.
Subsequently, the carrier concentrations n and p of electrons and holes are decreased below
the intrinsic carrier concentration ni of the channel, enabling a negative recombination rate
R as visible from equation (2.3.14). For this particular case, SRH generation exceeds SRH
recombination and thus, determines the lower limit of the off-current Ioff in a TFET. As
a consequence, taking equation (2.3.16) into account, the use of materials with small(er)
band gap Eg such as strained SiGe, Ge or GeSn requires a trade-off between an increased
off-current Ioff due to enabled SRH generation and an increased on-current Ion due to an
improved probability for BTBT.
2.3.5 BTBT Mechanisms
The BTBT mechanism as described in chapter 2.3 is referred to in literature as point tun-
neling. Point tunneling occurs at the interface between source and channel with the latter
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Figure 2.3.5: Schematic illustration of a SRH generation-recombination process. In case of TFET
operation, the p-i-n structure is operated in reverse bias conditions, resulting in electrons from the
channel flowing to the n+-doped region and holes from the channel to the p+-doped region respec-
tively. Subsequently, the carrier concentrations n and p of electrons and holes are decreased below
the intrinsic carrier concentration ni of the channel, enabling a negative recombination rate R. For
this particular case, SRH generation exceeds SRH recombination.
controlled by a gate and thus, is confined to a local area. In addition, when parts of the
source region are also overlapped by the gate, line tunneling into a depleted region within the
source as a second contribution to BTBT may set in. Naming of both BTBT mechanisms
arises from the area where each tunneling process has its origin: While point tunneling starts
from a single point at the interface between source and channel, the area for line tunneling
resembles a line perpendicular to the gate electric field lines as illustrated in figure 2.3.6. As
a consequence, line tunneling occurs in direction parallel with the gate electric field lines,
Gate
Channeln+-Source p+-Drain
Vg < 0
Vd < 0
Figure 2.3.6: Schematic illustration of the point and line tunneling mechanism. Point tunneling
starts from a single point at the interface between source and channel whereas the area for line
tunneling resembles a line perpendicular to the gate electric field lines. As a consequence, line
tunneling occurs in direction parallel with the gate electric field lines into a depleted region within
the source overlapped by the gate.
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enabling a diminished influence of the latter as compared to point tunneling and thus, ac-
counting for the strong dependency of the generation rates G of electrons and holes on the
electric field F in case of phonon assisted BTBT as already discussed in chapter 2.3.2.
In order to be able to quantify the respective dependencies of both BTBT mechanisms on
the electric field F , their corresponding dependencies of the drain current Id on the gate
voltage Vg are derived by integrating the generation rates G of electrons and holes as stated
in equation (2.3.11) over the volume V of the p-i-n structure:
Id = e
∫
V
dV G = e
∫
V
dV AF 2 exp (−B/F ) . (2.3.17)
Assuming direct BTBT as indicated in equation (2.3.17) due to the exponent of the electric
field F being equal to 2, the dependency of the drain current Id on the gate voltage Vg in
case of point tunneling can be approximated as [36]:
Id ∝ V 4g exp (1/Vg) , (2.3.18)
resulting in a dependency of the subthreshold swing SS on the gate voltage Vg as follows:
SS =
[
∂ log Id
∂Vg
]−1
∝ Vg. (2.3.19)
Equation (2.3.19) reveals a linear increase of the subthreshold swing SS as a function of the
gate voltage Vg, allowing for small values of the subthreshold swing SS only for small gate
voltages Vg. In contrast to point tunneling, the dependency of the drain current Id on the
gate voltage Vg in case of line tunneling can be approximated as [37, 36]:
Id ∝
√
Vg − Vonset exp
(√
Vg − Vonset
)
, (2.3.20)
where Vonset denotes the onset voltage as a measure of the gate voltage Vg required in order
to deplete parts of the source region directly underneath the gate as a precondition for line
tunneling aligned with the gate electric field lines. The corresponding dependency of the
subthreshold swing SS on the gate voltage Vg yields:
SS =
[
∂ log Id
∂Vg
]−1
∝
√
Vg − Vonset ≈
√
Vonset +O (Vg) . (2.3.21)
As already indicated, equation (2.3.21) reveals a less pronounced dependency of the sub-
threshold swing SS on the gate voltage Vg in case of line tunneling as compared to point
tunneling due to a root dependency instead of a linear relation. Taking the Taylor series
for an expansion at small gate voltages Vg into account, the subthreshold swing SS in case
of line tunneling can be assumed as constant with its lower limit depending only on the
root of the onset voltage
√
Vonset. Thus, good electrostatic control is required in order to
minimize the value of the onset voltage Vonset with the latter mainly determined by the band
gap Eg, the thickness tox of the gate oxide and the carrier concentration ns of the source
which has to be depleted in a region directly underneath the gate in order to allow for line
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tunneling aligned with the gate electric field lines [37, 36]. For both BTBT mechanisms,
no direct dependency of the subthreshold swing SS on the temperature T is obvious due
to the band-pass filter like behavior of a TFET, being a major difference as compared to a
MOSFET where the lower limit of the subthreshold swing SS is determined by the high and
low energy tale of the Fermi distribution function.
2.4 Design Considerations
TFETs are discussed as a promising concept for low-power electronics, but still suffer from
low on-currents Ion as compared to state of the art MOSFETs. In addition, their usage in
CMOS applications is still quite limited due to the inherent ambipolar switching of TFETs.
This ambipolar switching arises from the symmetry of the p-i-n structure that defines a
TFET. Thus, BTBT in a TFET occurs not only at the source junction but also at the drain
junction depending on the actual gate voltage Vg applied to the channel. The ambipolarity
of a TFET becomes even more pronounced when contributions from phonon assisted BTBT
and TAT come into play. Due to their earlier onset as compared to direct BTBT, the
resulting n- and p-branch of the transfer characteristics move closer together. For n- and
p-branch intersecting, the off-current Ioff of the TFET is increased as compared to pure SRH
generation, resulting in a degraded static power consumption Pstatic as visible from equation
(2.1.2).
Both problems of low on-currents Ion as well as the ambipolar switching can be tackled
in parallel by introducing materials with small(er) band gap Eg such as strained SiGe, Ge
or GeSn at the source tunnel junction of the TFET, allowing for a heterostructure device
concept. In contrast to a homostructure, a heterostructure may suppress the ambipolar
switching due to the symmetry of the p-i-n structure lifted while enabling an enhanced
probability for BTBT and increased on-current Ion due to a reduction of the band gap Eg
in parallel. However, this reduced band gap Eg might increase the off-current Ioff of the
TFET due to increased SRH generation as already pointed out in chapter 2.3.4. Within the
framework of this thesis, compressively strained SiGe as the material with smaller band gap
Eg of choice and its influence on the performance of a TFET will be examined. As a further
possibility to tune the probability for BTBT and the on-current Ion of a TFET without a
simultaneous increase of the off-current Ioff, an optimization of the electrostatic control with
respect to the gate oxide is suggested. As already highlighted in chapter (2.3.5), especially
line tunneling aligned with the gate electric field lines requires optimized electrostatic control
due to its dependency on an onset voltage Vonset, allowing for an improved subthreshold swing
SS as compared to point tunneling.
2.4.1 Strain Engineering
When growing SiGe pseudomorphically on Si, compressive, biaxial strain ε is introduced into
the SiGe layer due to the lattice mismatch between Si and Ge. In this regard, the lattice
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constant a0,SiGe (x) of relaxed SiGe as a function of the Ge mole fraction x can be obtained
by the following analytical expression based on Vegard’s empirical law [38]:
a0,SiGe (x) = a0,Si + 0.200326x (1− x) + (a0,Ge − a0,Si)x2, (2.4.1)
with a0,Si = 5.43Å and a0,Ge = 5.65Å denoting the lattice constants of Si and Ge respectively
at room temperature T = 300 K. The resulting band structure of relaxed SiGe can be
approximated as Si-like for Ge mole fractions up to x ≤ 0.85 [39], enabling an indirect
transition stemming from the band gap Eg between Γ and ∆ being the dominant contribution
to BTBT. The according band gap Eg,SiGe (x) of relaxed SiGe as a function of the Ge mole
fraction x can be approximated as [40]:
Eg,SiGe (x) = Eg,Si − 0.454x+ 0.208x2, (2.4.2)
where Eg,Si = 1.11 eV denotes the band gap of relaxed Si at room temperature T = 300 K.
Equation (2.4.2) reveals a decreasing band gap Eg,SiGe (x) for increasing Ge mole fractions
x. The compressive, biaxial strain ε introduced by the pseudomorphic growth breaks the
lattice symmetry of the relaxed SiGe layer, lifting both the degeneracy of the ∆6 conduction
band valleys as well as the degeneracy of LH and HH bands stemming from the Γ valley.
The ∆6 conduction band valleys split into ∆4 and ∆2 valleys with the former lowered in
energy whereas the HH band is increased in energy with respect to the LH band. Thus,
the band gap Eg of compressively, biaxially strained SiGe is determined by the difference
of the ∆4 conduction band valleys and the HH band as presented in figure 2.4.1. While
the conduction band offset ∆Ec between the strained SiGe layer and the Si substrate is
mainly determined by the difference in their electron affinities χ and thus, can be assumed
as negligible, the valence band offset at room temperature T = 300 K scales linearly as
a function of the Ge mole fraction according to ∆Ev ≈ 0.74x [42], resulting in a p-type
configuration being the more favorable one in terms of an energy overlap ∆Φ as a tunneling
window to be established. In addition, the electron effective masses mc of the ∆4 valleys
do not change significantly as a function of the Ge mole fraction x or strain ε [43]. Even
though the band gap Eg of compressively, biaxially strained SiGe is further reduced as
compared to relaxed SiGe, phonon assisted BTBT still remains the dominant transition for
Ge mole fractions up to x ≤ 0.7 with higher Ge mole fractions x > 0.7 constrained due to
the critical thickness caused by the lattice mismatch between Si and Ge [42]. The resulting
degeneracy factor for phonon assisted BTBT according to equation (2.3.13) can be specified
as g = 2gvgc = 2 ·1 ·4 = 8 with respect to spin, the non-degenerate HH band and the fourfold
degenerate ∆4 conduction band valleys.
2.4.2 EOT Scaling
In order to quantify the electrostatic control in a single-gate transistor with respect to the
gate oxide, the screening length λch as one solution of Poisson’s equation can be taken into
account [44]:
λch =
√
κsc
κox
tsctox, (2.4.3)
with κsc and κox being the dielectric constants of the semiconductor and the gate oxide
respectively and tsc and tox denoting their respective layer thicknesses. Equation (2.4.3)
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Figure 2.4.1: Schematic illustration of the band structures of relaxed and strained SiGe as a function
of the Ge mole fraction x and the corresponding compressive biaxial strain ε within the SiGe layer
based on nonlocal empirical pseudopotential method (EPM) calculations [41, 40, 42]. The band
structure of relaxed SiGe changes from Si-like into Ge-like at a Ge mole fraction x of about 0.85 as
indicated by a dashed vertical line. The dashed horizontal line in turn depicts the band gap Eg of Si
at room temperature T = 300 K as a reference level for the valence band offset ∆Ev. Compressive,
biaxial strain ε introduced by the pseudomorphic growth breaks the lattice symmetry of the relaxed
SiGe layer, lifting both the degeneracy of the ∆6 conduction band valleys as well as the degeneracy of
LH and HH bands stemming from the Γ valley. The ∆6 conduction band valleys split into ∆4 and ∆2
valleys with the former lowered in energy whereas the HH band is increased in energy with respect
to the LH band. Thus, the band gap Eg of compressively, biaxially strained SiGe is determined by
the difference of the ∆4 conduction band valleys and the HH band.
reveals a reduced screening length λch for either a decreased thickness tsc of the semicon-
ductor, a decreased thickness tox of the gate oxide or an increased dielectric constant κox of
the gate oxide itself. However, decreasing the thickness tox of the gate oxide may result in
an increased gate leakage, degrading the off-current Ioff and consequently, the subthreshold
characteristics of a TFET. In this regard, the introduction of dielectrics with a higher rel-
ative permittivity κox enables an appropriate way to reduce the screening length λch while
keeping the thickness tox of the gate oxide layer constant, allowing for an overall improved
electrostatic control. In 2007, HfO2 as such a high-κ dielectrics with a relative permittiv-
ity of κHfO2 ≈ 25 was introduced by Intel Corporation in their 45 nm node [2]. However,
the growth of high-κ dielectric layers still remains challenging due to the formation of an
interfacial oxide layer. In case of Si, this interfacial oxide layer consists of SiO2 with its low
relative permittivity of κSiO2 ≈ 3.9, diminishing the intended effect of a high-κ dielectric.
Within the framework of this thesis, the introduction of Al2O3 as an interlayer between
Si and HfO2 is investigated. On the one hand, Al2O3 provides a relative permittivity of
κAl2O3 ≈ 9 being more than two times larger than in case of pure SiO2 and on the other
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hand, Aluminium (Al) is known to act as a diffusion barrier, resulting in a decreased thickness
of the interfacial oxide layer in ideal case [45, 46]. In order to evaluate the influence of an
Al2O3 interlayer on the electrostatic control, capacitance-voltage (CV) measurements on
MOS capacitors incorporating three different gate oxide compositions, namely 3 nm Al2O3,
3 nm HfO2 and 1 nm Al2O3 + 2 nm HfO2, are performed, granting information about both
the gate capacitance C as well as the leakage current I of each MOS capacitor. In this
regard, the respective capacitance Cacc in accumulation of each MOS capacitor corresponds
to the capacitance Cox of its gate oxide and can be assumed as:
Cacc = Cox = κ0κox
A
tox
, (2.4.4)
with κ0 being the vacuum permittivity and A denoting the area of the capacitor. Equation
(2.4.4) reveals an increased capacitance Cox of the gate oxide for an increased dielectric
constant κox. Both the resulting area-normalized gate capacitance CA of the MOS capacitor
and its area-normalized leakage current IA are plotted as a function of the gate voltage
Vg corrected by the respective flat-band voltage Vfb of each gate stack composition at a
frequency f of 100 kHz as shown in figure 2.4.2. In this regard, the flat-band voltage Vfb as
a measure of the difference of the work functions of the gate metal and the semiconductor
can be determined as the maximum of the reciprocal of the second derivative of the gate
capacitance C with respect to the gate voltage Vg [47]. In addition, in order to account
for a possible frequency dispersion arising in accumulation, a compensation of the series
resistance is applied beforehand [48]. Pure HfO2 reveals not only the highest area-normalized
capacitance CaccA in accumulation at a gate voltage of Vg = Vfb−1 V but also the highest area-
normalized leakage current IaccA in accumulation. Instead of the area-normalized capacitance
Figure 2.4.2: Measured area-normalized gate capacitance CA of the MOS capacitor as well as its
area-normalized leakage current IA as a function of the gate voltage Vg corrected by the respective flat-
band voltage Vfb of each gate stack composition at a frequency f of 100 kHz. Pure HfO2 reveals not
only the highest area-normalized capacitance CaccA in accumulation at a gate voltage of Vg = Vfb−1 V
but also the highest area-normalized leakage current IaccA in accumulation.
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Cacc
A in accumulation, the use of the equivalent oxide thickness (EOT) is more convenient
in order to compare the three different gate stack compositions. In this regard, the EOT is
a measure of how thick a gate stack consisting of pure SiO2 needs to be in order to reach
the same area-normalized capacitance CaccA in accumulation as the gate stack having high-
κ dielectrics incorporated and can be calculated from the capacitance equivalent thickness
(CET) plus a quantum mechanical correction as follows:
EOT = CET−QMcorr =
κ0κSiO2
Cacc
A
− 0.4 nm, (2.4.5)
with QMcorr = 0.4 nm being the quantum mechanical correction in case of Si [49]. Fig-
ure 2.4.3 summarizes the obtained values of the EOT, plotting the area-normalized leakage
current IaccA in accumulation as a function of the EOT for all three different gate oxide com-
positions. At first, the values of the EOT in case of pure HfO2 and the combination of Al2O3
and HfO2 are comparable in the range of 1.2 nm, suggesting a reduction of the interfacial
layer by the presence of Al2O3 in order to compensate for its lower relative permittivity as
compared to pure HfO2, κAl2O3 < κHfO2 . Even more important, the combination of Al2O3
and HfO2 reveals an one order of magnitude lower area-normalized leakage current IaccA in
accumulation as compared to pure HfO2, allowing for a decreased off-current Ioff and thus,
improved subthreshold characteristics as a key advantage for TFET operation.
Figure 2.4.3: Measured area-normalized leakage current IaccA in accumulation as a function of the
EOT for all three different gate oxide compositions. At first, the values of the EOT in case of pure
HfO2 and the combination of Al2O3 and HfO2 are comparable in the range of 1.2 nm, suggesting a
reduction of the interfacial layer by the presence of Al2O3 in order to compensate for its lower relative
permittivity as compared to pure HfO2, κAl2O3 < κHfO2 . Even more important, the combination of
Al2O3 and HfO2 reveals an one order of magnitude lower area-normalized leakage current IaccA in
accumulation as compared to pure HfO2, allowing for a decreased off-current Ioff and thus, improved
subthreshold characteristics as a key advantage for TFET operation.
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This chapter deals with the concept of a vertical SiGe/Si heterostructure TFET which makes
use of strained SiGe as a material with smaller band gap Eg at the source tunnel junction
in order to increase the probability for BTBT while suppressing the ambipolar switching
characteristics in parallel due to the use of Si with its higher band gap Eg as compared to
SiGe at the drain tunnel junction, enabling a heterostructure device concept. In addition,
the vertical SiGe/Si heterostructure TFET benefits from in-situ doping of source and drain
during growth in order to allow for a low density of defects at the source tunnel junction and
thus, a diminished influence of TAT as compared to common ion implantation. Furthermore,
the vertical SiGe/Si heterostructure TFET serves as a proof of concept for further integration
of materials with small band gap Eg such as strained Ge or GeSn which allow for a direct
band gap Eg transition into a three-dimensional device structure while maintaining a Si
compatible technology [18].
3.1 Device Fabrication
Vertical SiGe/Si heterostructure n-TFETs were fabricated on a Si/SiGe layer stack pseudo-
morphically grown on a 15 nm Silicon on insulator (SOI) substrate by means of a reduced
pressure chemical vapor deposition (RPCVD) reactor [50]. The source of the vertical SiGe/Si
heterostructure n-TFET is defined by 15 nm p+-Si, followed by 20 nm compressively, biax-
ially strained p++-Si0.45Ge0.55. Intrinsic Si with a thickness of 60 nm serves as the channel
whereas the drain is realized by 20 nm n+-Si, thus realizing a heterostructure device concept.
Due to in-situ doping of source and drain during growth, both a high carrier concentration
n and a low density of defects are enabled as compared to common ion implantation. In
this regard, the active carrier concentration n is characterized by means of secondary ion
mass spectrometry (SIMS) and electrochemical capacitance-voltage (ECV) measurements
as depicted in figure 3.1.1, highlighting both a sharp doping profile with a steepness λs of
about 3 nm/dec in direction to the Si channel and a high carrier concentration n up to
4× 1020 cm−3 within the SiGe source. The compressive, biaxial strain ε of about −2 % in
the SiGe layer due to the pseudomorphic growth further reduces the band gap Eg as com-
pared to relaxed SiGe, allowing for an overall enhanced probability for BTBT as already
discussed in chapter 2.4.1. In order to enable high Ge mole fractions x incorporated into the
lattice, the layers were grown at a low temperature T of 500 ◦C, defining the upper thermal
budget for subsequent annealing steps. The subsequent process flow for the vertical SiGe/Si
heterostructure n-TFET is sketched in detail in figure 3.1.2, being applicable to a p-TFET
structure as well just by changing dopant types during growth of source and drain. However,
the use of PH3 as a precursor results in a higher background doping as compared to B2H6,
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Figure 3.1.1: Doping profile of the vertical SiGe/Si heterostructure n-TFET measured by SIMS
and ECV, revealing both a sharp doping profile with a steepness λs of about 3 nm/dec in direction
to the Si channel and a high carrier concentration n up to 4× 1020 cm−3 within the SiGe source.
thus facilitating growth of a n+-doped SiGe layer in case of a p-TFET structure at the end
of the process.
1. Pre-cleaning of the substrate was performed by rinsing in acetone and isopropyl alcohol
(IPA) as organic solvents in an ultrasonic bath in order to remove photoresist covering
the sample as a protection during sawing of the wafer into pieces with a size of 1.95 cm
x 1.95 cm each. Subsequently, the sample was cleaned wet-chemically in Piranha etch
solution consisting of H2SO4 : H2O2 (2 : 1) for 10 min, removing remaining photoresist
residues as well as organic particles.
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Figure 3.1.2: Process flow for the vertical SiGe/Si heterostructure n-TFET, highlighting mesa
definition, gate stack patterning and source definition.
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2. The sample was patterned with positive deep ultraviolet (DUV) photoresist UV6.06
in order to create marker squares with a size of 15 µm x 15 µm as a coordinate system
for subsequent electron beam lithography steps. The marker pattern was etched by
means of reactive ion etching (RIE) using a three step process consisting of a SF6/O2
plasma etching the top Si/SiGe layer stack, a CHF3 plasma etching the buried oxide
and a SF6/Ar plasma etching parts of the Si substrate. The resulting marker depth is
in the range of 900 nm to 1 µm.
3. Mesa definition in order to electrically isolate each transistor was realized by means
of electron beam lithography. The sample was patterned with negative electron beam
resist XR-1541 (HSQ) and subsequently etched by means of RIE in a Cl2/Ar plasma
including inductively coupled plasma (ICP) (see figure 3.1.2a). The use of a Cl2/Ar
plasma including ICP enables a high anisotropy of the etched facets even at room
temperature T = 300 K.
4. The sample was cleaned by RIE in an O2 plasma, followed by a wet-chemical etch
consisting of hydrofluoric acid (HF) 1% and hydrochloric acid (HCl) 1% for 2 min in
order to remove interfacial oxide layers as well as metallic residues accumulating at the
side walls of the mesa. In this regard, standard RCA cleaning was omitted in order to
avoid etching of the exposed parts of the SiGe layer due to an oxidizing reaction with
H2O2 [51]. Subsequently, a high-κ/metal gate stack consisting of 1 nm Al2O3, 2 nm
HfO2 and 60 nm TiN was deposited by atomic layer deposition (ALD) and atomic
vapor deposition (AVD) respectively.
5. The gate stack was patterned with negative electron beam resist XR-1541 (HSQ),
followed by a dry etch of the TiN gate metal by means of RIE in a Cl2/SF6/Ar plasma
including ICP. Remaining TiN spacers on the side walls of the mesa were etched wet-
chemically by means of SC-1 solution consisting of NH3 : H2O2 : H2O (1 : 1 : 5),
being selective to the embedded HfO2. Subsequently, HfO2 and Al2O3 were etched
wet-chemically making use of HF 1% acid for 2 min (see figure 3.1.2b). A scanning
electron microscope (SEM) image as well as a transmission electron microscope (TEM)
image of a processed device after gate stack patterning are shown in figures 3.1.3 and
3.1.4 respectively, revealing the TiN gate wrapped around the side walls of the fin
with a high aspect ratio of about 1:5 with respect to a fin width W of about 20 nm as
well as high crystalline quality of both the Si and the compressively, biaxially strained
Si0.45Ge0.55 layers.
6. The sample was patterned with positive electron beam resist AR-P 669.07 (PMMA
600K) in order to create an etching window only at the source side of the device. Both
the n+-Si and the intrinsic Si underneath were etched by means of RIE using a Cl2/Ar
plasma omitting ICP (see figure 3.1.2c). In this regard, omitting ICP allows for a slow,
controllable etch rate.
7. The sample was passivated with a 50 nm thick layer of SiO2 by means of a plasma
enhanced chemical vapor deposition (PECVD) reactor at a temperature T of 350 ◦C.
Subsequently, the sample was patterned with positive electron beam resist AR-P 669.07
(PMMA 600K) in order to create etching windows enabling contacts to source, gate
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and drain. The etching of the SiO2 layer was performed by means of RIE using a CHF3
plasma.
8. The sample was patterned with positive electron beam resist AR-P 669.07 (PMMA
600K) in order to open windows for the metallization of source, gate and drain. Be-
fore the actual metallization, residual interfacial oxide on top of p++-SiGe, TiN and
n+-Si respectively was removed by sputtering with Ar+ ions. The metallization was
performed by means of a physical vapor deposition (PVD) tool, sputtering layers of
3 nm Nickel (Ni) and 150 nm Al. In this regard, Ni was introduced as an interlayer in
order to enable a silicidation of SiGe and Si respectively and thus, to decrease their
contact resistance to Al.
9. A forming gas anneal (FGA) in an ambient of 4% H2 and 96% N2 was performed at a
temperature T of 350 ◦C for 10min in order to improve the quality of both the high-
κ/metal gate stack and the contacts by saturating dangling bonds on the one hand
and by enabling the silicidation of SiGe and Si respectively with Ni on the other hand.
It is worth mentioning that the process flow as just described results in a fin-like TFET
structure, realizing electrostatic control by means of a double-gate at the side walls of the fin.
Going from a fin to a vertical nanowire enables a gate-all-around (GAA) TFET structure
benefiting from ideal electrostatic control due to a by a factor of
√
2 decreased screening
length λch as compared to a double-gate structure and thus, further boosting BTBT [52,
53].
3.2 Device Characterization and Simulation
This chapter presents the experimental results obtained from DC characterization of the
vertical SiGe/Si heterostructure n-TFET. In advance, various TCAD simulations are per-
Figure 3.1.3: SEM image of the vertical SiGe/Si heterostructure n-TFET after gate stack patterning,
revealing the TiN gate wrapped around the side walls of the fin with a high aspect ratio of about 1:5
with respect to a fin width W of about 20 nm.
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Figure 3.1.4: TEM image of the vertical SiGe/Si heterostructure n-TFET, revealing high crystalline
quality of both the Si and the compressively, biaxially strained Si0.45Ge0.55 layers.
formed in order to motivate the concept of the vertical SiGe/Si heterostructure n-TFET
itself on the one hand and describe the physics emerging in this TFET structure on the
other hand. Software of choice for the corresponding TCAD simulations is Sentaurus De-
vice [30]. Models for drift-diffusion transport, Fermi statistics, TAT and doping-dependent
SRH generation-recombination as well as dynamic non-local BTBT have been applied to
self-consistently solve the Poisson and carrier continuity equations with specified bound-
ary conditions. The corresponding parameters for BTBT in case of compressively, biaxially
strained Si0.45Ge0.55 are based on calibrations from [42] and have been adjusted by means of
linear interpolation in order to match the specific Ge mole fraction x. The influence of the
compressive, biaxial strain ε within the SiGe layer due to the pseudomorphic growth on the
band structure has been taken into account by means of deformation potential theory based
on parameters derived by nonlocal EPM calculations [54, 40], incorporating a multivalley
band model including non-parabolicity for the Δ4 conduction band valleys as well as for HH
and LH band. Since the electron effective masses mc of the Δ4 conduction band valleys do
not change significantly as a function of the Ge mole fraction x or strain ε as already dis-
cussed in chapter 2.4.1, only changes of the hole effective masses mv and their corresponding
DOS as a function of the compressive, biaxial strain ε had to be considered by 6-band k · p
modeling of LH and HH band.
3.2.1 Design Considerations
A vertical SiGe/Si heterostructure TFET enables the integration of strained SiGe as a ma-
terial with smaller band gap Eg into a Si compatible technology while maintaining a stan-
dardized process flow. Due to a heterostructure device concept, both a material with smaller
band gap Eg at the source tunnel junction in order to increase the probability for BTBT and
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a suppressed ambipolar switching characteristics can be realized in parallel. TCAD simula-
tions allow for pointing out of these key advantages by comparing the transfer characteristics
of a vertical SiGe/Si heterostructure TFET with those of a vertical Si or Ge homostructure
TFET as illustrated in figure 3.2.1, assuming a p-type configuration without loss of gener-
ality. The corresponding carrier concentrations ns and nd of both source and drain were
equally set to 1× 1020 cm−3 in order to be able to evaluate any ambipolar switching charac-
teristics arising in one of these TFET configurations. As further parameters for the TCAD
simulations, the EOT was assumed as 1.2 nm in accordance with the EOT extracted from
CV measurements on MOS capacitors as discussed in chapter 2.4.2 and the fin width W was
set to 20 nm in accordance with the TEM analysis illustrated in figure 3.1.4. Subsequently,
the gate metal work function was adjusted to match the onset of the vertical SiGe/Si het-
erostructure p-TFET at a gate voltage Vg of about 0 V, yielding a gate metal work function
of 5.1 eV. A vertical Si homostructure p-TFET enables a low off-current Ioff of the device due
to its large band gap Eg of 1.11 eV at room temperature T = 300 K but consequently, lacks
in terms of a high on-current Ion, resulting in a still improvable ratio of on- to off-current
Ion
Ioff
. A vertical Ge homostructure p-TFET in turn reveals a contrasting picture in terms of
on-current Ion and off-current Ioff respectively due to its much lower band gap Eg of 0.66 eV
at room temperature T = 300 K as compared to Si. Even though the off-current Ioff of the
vertical Ge homostructure p-TFET increases due to the low band gap Eg, the on-current Ion
increases even more, thus enabling an improved ratio of on- to off-current IonIoff as compared
to the vertical Si homostructure p-TFET. However, the use of a homostructure results in
a pronounced ambipolar switching characteristics, especially in case of the vertical Ge ho-
mostructure p-TFET, thus diminishing the usability of this kind of TFET device concept
for CMOS applications. A vertical SiGe/Si heterostructure p-TFET in turn making use of
strained SiGe as a material with smaller band gap Eg at the source tunnel junction combines
Figure 3.2.1: Simulated transfer characteristics of different vertical homo- and heterostructure p-
TFETs at a drain voltage Vd of −0.1 V, highlighting the benefits of a vertical Si/SiGe heterostructure
TFET in terms of a promising ratio of on- to off-current IonIoff while suppressing the ambipolar switching
characteristics in parallel.
31
3 Vertical SiGe/Si Heterostructure TFETs
both a high on-current Ion as in case of pure Ge and a low off-current Ioff as in case of pure
Si, resulting in a promising ratio of on- to off-current IonIoff while suppressing the ambipolar
switching characteristics in parallel.
In this regard, the n+-SiGe source tunnel junction of the vertical SiGe/Si heterostructure p-
TFET can be realized in two ways. On the one hand, a sharp transition between the n+-SiGe
source and the intrinsic Si channel describes the common way to define a heterostructure,
while on the other hand, a grading of the Ge mole fraction x over a distinct length is
conceivable as well. Grading of the Ge mole fraction x enables a smoothed band structure
at the transition between SiGe and Si [55, 56], being beneficial for BTBT as visible from
the simulated transfer characteristics and the corresponding band structure presented in
figures 3.2.2 and 3.2.3. Especially in case of a p-TFET configuration, grading allows for a
remarkable improvement by encountering the pronounced valence band offset ∆Ev between
compressively, biaxially strained SiGe and Si as already discussed in chapter 2.4.1. In case
of a n-TFET configuration, the beneficial impact of grading is less pronounced due to the
negligible conduction band offset ∆Ec between compressively, biaxially strained SiGe and
Si, becoming notably relevant for high Ge mole fractions x > 0.5 [42].
3.2.2 DC Characteristics
DC characterization at room temperature T = 300 K is realized by means of a three terminal
setup performed with a Keithley 4200-SCS parameter analyzer [57]. The measured transfer
characteristics of both a graded and a non-graded vertical SiGe/Si heterostructure n-TFET
are shown in figure 3.2.4. Both types of vertical SiGe/Si heterostructure n-TFETs exhibit
Figure 3.2.2: Simulated transfer characteristics of a non-graded and a graded vertical SiGe/Si
heterostructure p-TFET at a drain voltage Vd of −0.1 V, revealing a higher on-current Ion in case of
the graded vertical SiGe/Si heterostructure p-TFET due to an increased probability for BTBT.
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Figure 3.2.3: Simulated band structure of a non-graded and a graded vertical SiGe/Si heterostruc-
ture p-TFET at a drain voltage Vd of −0.1 V for gate voltages Vg of 0 V and −0.5 V, revealing a
beneficial impact of a grading of the Ge mole fraction x by encountering the pronounced valence
band offset ∆Ev between compressively, biaxially strained SiGe and Si, resulting in a decreased
tunneling length and thus, increased probability for BTBT.
poor switching for positive gate voltages Vg > 0, namely the n-branch of the transfer char-
acteristics. In contrast to TCAD simulations, the vertical SiGe/Si heterostructure n-TFET
does not benefit from a grading of the Ge mole fraction x at the source tunnel junction
even though its positive influence should be more pronounced in case of a p-TFET as al-
ready discussed in chapter 3.2.1. However, both types of vertical SiGe/Si heterostructure
n-TFETs provide a surprisingly pronounced switching for negative gate voltages Vg < 0,
namely the p-branch of the transfer characteristics, negating the expected suppression of
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Figure 3.2.4: Measured transfer characteristics of a non-graded and a graded vertical SiGe/Si het-
erostructure n-TFET, exhibiting poor switching for positive gate voltages Vg > 0, namely the n-
branch of the transfer characteristics.
the ambipolar switching characteristics as one key feature of this TFET device concept.
Taking the weak onset of the n-branch of the transfer characteristics into account, it seems
likely that the observed ambipolar switching characteristics might stem from a much more
degraded p++-SiGe tunnel junction at the source as compared to the n+-Si tunnel junction
at the drain. It is worth mentioning that the n-branch of the transfer characteristics suffers
from pronounced noise, being an indication for a degraded contact towards the p++-SiGe
layer. On the contrary, the p-branch of the transfer characteristics does not exhibit that
pronounced noise, suggesting a lowered contact resistance towards the n+-Si layer due to its
silicidation with Ni as already discussed in chapter 3.1. Accordingly, in order to evaluate the
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switching characteristics at the n+-Si tunnel junction in more detail, both the graded and
the non-graded vertical SiGe/Si heterostructure n-TFETs are measured in p-TFET mode by
swapping source and drain while applying a negative drain voltage Vd. The corresponding
transfer characteristics in case of biasing in p-TFET mode are depicted in figure 3.2.5. As
expected, the transfer characteristics of the vertical SiGe/Si heterostructure n-TFET in case
of biasing in p-TFET mode do not differ from those in n-TFET mode except the shift of the
ambipolar response, being a function of the respective applied drain voltage Vd. The sub-
Figure 3.2.5: Measured transfer characteristics of a non-graded and a graded vertical SiGe/Si het-
erostructure n-TFET in case of biasing in p-TFET mode, providing a surprisingly pronounced switch-
ing for negative gate voltages Vg < 0, namely the p-branch of the transfer characteristics, negating
the expected suppression of the ambipolar switching characteristics as one key feature of this TFET
device concept.
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threshold swing SS in case of biasing in p-TFET mode yields a value of about 250 mV/dec
in case of the graded and a value of about 150 mV/dec in case of the non-graded vertical
SiGe/Si heterostructure n-TFET. However, this difference in the subthreshold swing SS
cannot be attributed to a grading of the Ge mole fraction x because in case of biasing in
p-TFET mode, the source tunnel junction corresponds to a transition between n+-Si and
i-Si for both types of TFETs whereas for this particular case, the p++-SiGe layer acts as the
drain tunnel junction.
The corresponding output characteristics of both types of vertical SiGe/Si heterostructure
n-TFETs in case of biasing in p-TFET mode reveal a weak onset of the drain current Id with
a pronounced S-shape as well as no visible saturation of the drain current Id as illustrated
in figure 3.2.6, being clear indications of a degraded tunnel junction due to a too low carrier
concentration n [58, 59], coinciding with the measured SIMS and ECV profiles as already
discussed in chapter 3.1, revealing a low carrier concentration n of about 2× 1019 cm−3 at
the n+-Si tunnel junction as compared to the p++-SiGe tunnel junction. However, this
low carrier concentration n at the n+-Si tunnel junction was desired when considering the
design of the vertical SiGe/Si heterostructure n-TFET in order to allow for suppression of
the ambipolar switching characteristics.
Even though the carrier concentration n of the n+-Si layer yields a low value of about
2× 1019 cm−3, being disadvantageous for BTBT in general, a degradation of the electrical
characteristics of both types of vertical SiGe/Si heterostructure n-TFETs due to poor elec-
trostatic control seems much more likely. Defects at the interface between semiconductor and
high-κ dielectrics may enable a pronounced contribution from TAT, having a much stronger
impact on the p++-SiGe tunnel junction than on the n+-Si tunnel junction since oxidation
of Si results in SiO2 as a stable, self-limiting interfacial oxide whereas oxidation of SiGe
yields thicker interfacial oxide layers, being a compound of mainly SiO2, but also of GeO2
and Ge sub-oxides GeOx in the range of 1% as revealed by X-ray photoelectron spectroscopy
(XPS) [60]. In addition, even though Al is known to be quite reactive with O2, resulting
in a decreased thickness of an interfacial oxide layer in ideal case as already discussed in
chapter 2.4.2 [45], the TEM image of the vertical SiGe/Si heterostructure n-TFET reveals
a quite thick interfacial oxide layer of about 2 nm at the interface between SiGe and high-κ
dielectrics, but also at the interface between Si and high-κ dielectrics, suggesting a material
independent effect with respect to the thickness of the interfacial oxide layer. In this regard,
a rough surface at the side walls of the fin due to etching by means of RIE may come into
play, giving disadvantageously rise to an increased thickness of the interfacial oxide layer. In
summary, an increased thickness of the interfacial oxide layer arising in the vertical SiGe/Si
heterostructure n-TFET may stem from surface roughness at the side walls of the fin which
define the tunnel junctions of a vertical TFET whereas defects at the interface between semi-
conductor and high-κ dielectrics may cause a pronounced contribution from TAT having a
much stronger impact on the p++-SiGe tunnel junction than on the n+-Si tunnel junction
due to the different chemical compositions of their respective interfacial oxide layers.
Besides defects at the interface between semiconductor and high-κ dielectrics, dopants them-
selves give rise to TAT as already indicated in chapter 2.3.3. In this regard, the lifetimes τ
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Figure 3.2.6: Measured output characteristics of a non-graded and a graded vertical SiGe/Si het-
erostructure n-TFET in case of biasing in p-TFET mode, revealing a weak onset of the drain current
Id with a pronounced S-shape as well as no visible saturation of the drain current Id, being clear
indications of a degraded tunnel junction due to a too low carrier concentration n.
of the traps scale with the carrier concentration n and can be approximated by means of the
empirical Scharfetter relation [61, 62]:
τ = τmin +
τmax − τmin
1 +
(
ns+nd
nref
)γ , (3.2.1)
where ns and nd denote the carrier concentrations of source and drain respectively and nref
defines the reference carrier concentration of the intrinsic channel. The material depen-
dent parameter γ scales with the band gap Eg of the respective semiconductor, enabling an
increased lifetime τ of the traps in case of materials with small band gap Eg and thus a di-
minished influence of TAT, being indispensable for a low subthreshold swing SS. However,
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equation (3.2.1) reveals a decreased lifetime τ of the traps for increasing carrier concen-
trations ns and nd of source and drain respectively in parallel, resulting in an increased
contribution from TAT as a consequence. Thus, the stronger degradation of the p++-SiGe
tunnel junction as compared to the n+-Si tunnel junction may stem from its higher carrier
concentration n up to 4× 1020 cm−3, coinciding with TCAD simulations presented in figures
3.2.7 and 3.2.8. As suggested by equation (3.2.1), the simulated transfer characteristics
of the graded vertical SiGe/Si heterostructure n-TFET reveal a much stronger contribution
from TAT at the p++-SiGe tunnel junction than at the n+-Si tunnel junction due to its
higher carrier concentration n, i.e. for a minimum of TAT at a gate voltage Vg of −0.5 V,
the trap recombination rates at a gate voltage Vg of 0 V exceed the ones at the corresponding
gate voltage Vg of −1 V for nearly two orders of magnitude as indicated by dashed lines. The
corresponding contour plots of the trap recombination rates at gate voltages Vg of −1 V and
0 V respectively emphasize this scaling of TAT with the carrier concentration n. In addition,
a pronounced ambipolar switching becomes visible in the simulated transfer characteristics
stemming from TAT, coinciding with the measured transfer characteristics, thus suggest-
ing TAT and not BTBT being the dominant contribution to charge transport in the vertical
SiGe/Si heterostructure n-TFET. In summary, TAT disadvantageously not only causes a de-
graded subthreshold swing SS, but also diminishes the benefits of a heterostructure device
concept.
Figure 3.2.7: Simulated transfer characteristics of a graded vertical SiGe/Si heterostructure n-TFET
at a drain voltage Vd of 0.1 V, demonstrating a stronger degradation of the p++-SiGe tunnel junction
as compared to the n+-Si tunnel junction due to TAT, stemming from its higher carrier concentration
n.
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Figure 3.2.8: Contour plots of the simulated trap recombination rates arising in the graded vertical
SiGe/Si heterostructure n-TFET at a drain voltage Vd of 0.1 V for gate voltages Vg of −1 V and 0 V,
revealing nearly two orders of magnitude higher trap recombination rates at the p++-SiGe tunnel
junction as compared to the n+-Si tunnel junction.
3.3 Summary and Discussion
Vertical SiGe/Si heterostructure n-TFETs were presented which make use of strained SiGe
as a material with smaller band gap Eg at the source tunnel junction in order to increase the
probability of BTBT while suppressing the ambipolar switching characteristics in parallel due
to the use of Si with its higher band gap Eg as compared to SiGe at the drain tunnel junction,
thus enabling a heterostructure device concept. However, high subthreshold swing SS, weak
onset of the drain current Id with a pronounced S-shape as well as no visible saturation of
the drain current Id became obvious due to a strong degradation of both tunnel junctions
which may stem from poor electrostatic control caused by a defective interface between
semiconductor and high-κ dielectrics as well as a pronounced surface roughness at the side
walls of the fin, both favoring TAT. In this regard, the pronounced ambipolar switching
characteristics despite a heterostructure device concept may result from a much stronger
contribution from TAT at the p++-SiGe tunnel junction as compared to the n+-Si tunnel
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junction, caused by the different chemical compositions of their respective interfacial oxide
layers on the one hand and a much higher carrier concentration n within the SiGe layer
on the other hand, scaling TAT. In order to allow for such high carrier concentrations n
at the source tunnel junction, being beneficial for BTBT in general, a much less defective
gate oxide is indispensable, resulting in good electrostatic control while suppressing TAT in
parallel. In addition, the problem of a pronounced surface roughness at the side walls of the
fin which define the tunnel junctions of a vertical TFET has to be tackled consequently by
means of wet-chemical etching and/or oxidation.
However, the vertical SiGe/Si heterostructure n-TFET may serve as a promising proof of
concept for further integration of materials with small band gap Eg such as strained Ge
or GeSn which allow for a direct band gap Eg transition into a three-dimensional device
structure while maintaining a Si compatible technology, but needs careful optimization of
its process flow in order to benefit from the versatility grading and in-situ doping enable.
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This chapter deals with the concept of a planar SiGe/Si heterostructure TFET which benefits
from line tunneling aligned with the gate electric field lines by means of a selective and self-
adjusted silicidation in order to enlarge the area for BTBT. In addition, a counter doped
pocket at the source tunnel junction is introduced in order to reduce the onset voltage Vonset
as a measure of the gate voltage Vg required in order to deplete parts of the source region
directly underneath the gate as a precondition for line tunneling aligned with the gate electric
field lines. In contrast to the vertical SiGe/Si heterostructure TFET presented in chapter
3, this TFET structure relies on asymmetric tunnel junctions at source and drain in order
to suppress the ambipolar switching characteristics rather than making use of two different
materials at source and drain in order to enable a heterostructure device concept. Similar
to the vertical SiGe/Si heterostructure TFET, the planar SiGe/Si heterostructure TFET
benefits from strained SiGe as a material with smaller band gap Eg in order to increase the
probability for BTBT, but in this particular case, the source tunnel junction is not realized
by in-situ doping during growth but by means of ion implantation into silicide (IIS) and
subsequent dopant segregation (DS) to the silicide edges in order to form a source tunnel
junction with sharp doping profile and high carrier concentration n in parallel.
4.1 Device Fabrication
Planar SiGe/Si heterostructure p-TFETs were fabricated on 5 nm intrinsic Si0.45Ge0.55 pseu-
domorphically grown on a 15 nm SOI substrate with an additional cap of 5 nm intrinsic Si
by means of a RPCVD reactor [50]. In this regard, a Si cap is introduced in order to avoid
the formation of a thick and defective interfacial oxide layer at the interface between SiGe
and high-κ dielectrics as already indicated in chapter 3.2, but to enable a thin SiO2 layer as
a stable interfacial oxide at the interface between Si and high-κ dielectrics, resulting in an
improved electrostatic control, being beneficial for BTBT. The compressive, biaxial strain
ε of about −2 % in the SiGe layer due to the pseudomorphic growth further reduces the
band gap Eg as compared to relaxed SiGe, allowing for an overall enhanced probability for
BTBT as already discussed in chapter 2.4.1. In order to enable high Ge mole fractions x
incorporated into the lattice, the layers were grown at a low temperature T of 500 ◦C, defin-
ing the upper thermal budget for subsequent annealing steps. The subsequent process flow
for the planar SiGe/Si heterostructure p-TFET is sketched in detail in figure 4.1.1, being
applicable to a n-TFET configuration as well just by interchanging dopant types during the
respective implantations of source, counter doped pocket and drain. If no further details
are mentioned, respective steps of the process flow correspond to the ones for the vertical
SiGe/Si heterostructure n-TFET (see chapter 3.1).
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Figure 4.1.1: Process flow for the planar SiGe/Si heterostructure p-TFET, highlighting mesa def-
inition, gate stack patterning, implantation of counter doped pocket and drain respectively, source
definition, selective as well as self-adjusted silicidation and IIS in order to define the source.
1. Pre-cleaning of the substrate.
2. Marker patterning for electron beam lithography.
3. Mesa definition (see figure 4.1.1a).
4. Pre gate stack cleaning and deposition.
5. Gate stack patterning (see figure 4.1.1b).
6. Boron ions were implanted at an energy of 0.7 keV at a tilt angle of 45◦ to a dose of
2× 1014 cm−2 and at a tilt angle of 135◦ to a dose of 2× 1013 cm−2 in order to form a
p-doped drain and p-doped pocket directly underneath the gate (see figure 4.1.1c). In
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this regard, the gate stack served as a shadow mask, allowing for an individual implan-
tation of drain and counter doped pocket without further lithography steps in between
required. The implantation energy was chosen that low in order to form a shallow
doping only in the SiGe layer and not in the SOI substrate underneath, resulting in
the implantation peak of the ion distribution located at the interface between Si cap
and SiGe layer according to Transport of Ions in Matter (TRIM) simulations as de-
picted in figure 4.1.2. Dopant activation of drain and counter doped pocket was carried
out at a low temperature T of 500 ◦C for 1 min in nitrogen atmosphere to sustain the
compressive biaxial strain ε within the SiGe layer.
7. The sample was patterned with positive electron beam resist AR-P 669.07 (PMMA
600K) in order to create an etching window only at the source side of the device. Both
the remaining Si cap and the SiGe layer underneath were etched by means of RIE
using a Cl2/Ar plasma omitting ICP (see figure 4.1.1d). Subsequent to definition of
the source, a metal stack consisting of 5 nm Co and 10 nm Ti was deposited by e-gun
evaporation in order to avoid oxidation of the freed SOI substrate. In this regard, the Ti
cap served to prevent the Co layer from oxidizing during the following silicidation which
was carried out at a low temperature T of 500 ◦C for 30 s in forming gas to form CoSi2
(see figure 4.1.1e). Co advantageously enables a selective and self-adjusted silicidation
and allows CoSi2 to encroach under the gate along the SOI substrate without reaction
to the SiGe, resulting in an increased area for line tunneling aligned with the gate
electric field lines underneath the gate. The reason for this selective and self-adjusted
silicidation can be found in a Ge segregation at the SiGe/Si interface due to the Gibbs
free energy difference ∆G between CoSi and CoGe which favors the formation of the
former silicide [63]. A formation of epitaxial CoSi2 in a region underneath the gate
may be achieved even at that low temperatures T due to Co diffusion along the SOI
substrate, resulting in the silicidation being a volume and not a surface effect, similar
to the case of Ni silicidation [64]. In this regard, the required thickness for the Co
deposition in order to enable diffusion along the SOI substrate underneath the gate
was estimated from the remaining thickness of the SOI substrate measured by means
of ellipsometry.
8. Patterning of the sample with positive electron beam resist AR-P 669.07 (PMMA
600K) was repeated in order to open an implantation window at the source side of the
device. Phosphorus ions were implanted at an energy of 15 keV at a tilt angle of 105◦ to
a dose of 5× 1015 cm−2 into Ti/CoSi2 (see figure 4.1.1f), followed by a low temperature
T anneal at 400 ◦C and 500 ◦C respectively for 1 min in nitrogen atmosphere to drive
out the dopants from the silicide edges into the SiGe layer by means of DS and thus, to
form a n++-p+ tunnel junction with sharp doping profile and high carrier concentration
n directly underneath the gate. Since implantation of the source was carried out by
means of IIS, residual defects are mainly located within the metallic CoSi2 and less
within the SiGe layer, thus avoiding severe contribution from TAT due to a defective
source tunnel junction [65]. In order to avoid shortcut between source and gate, the
remaining Ti and unreacted Co were etched wet-chemically by means of SC-1 solution
consisting of NH3 : H2O2 : H2O (1 : 1 : 5), being selective to the embedded CoSi2. A
SEM image as well as a TEM image of a processed device are shown in figures 4.1.3
and 4.1.4 respectively. The TEM image reveals the CoSi2 layer encroached underneath
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the gate for about 10 nm, thus increasing the area for line tunneling aligned with the
gate electric field lines as compared to point tunneling as a key advantage of this
TFET structure. In addition, even though gate stack cleaning and deposition in case
of the planar and the vertical heterostructure TFET are performed the same way,
a much thinner interfacial oxide layer in the range of 1 nm at the interface between
Si and high-κ dielectrics is observed in case of the planar SiGe/Si heterostructure p-
TFET, being beneficial in terms of improved electrostatic control and thus, for BTBT.
In this regard, the much rougher surface at the side walls of the fin in case of the
vertical heterostructure n-TFET as already discussed in chapter 3.2 may come into
play, giving disadvantageously rise to the increased thickness of the interfacial oxide
layer. The corresponding source doping profile of the planar SiGe/Si heterostructure
p-TFET after DS was obtained by ECV measurements on a bulk Si reference sample,
highlighting both a sharp doping profile with a steepness λs up to 3 nm/dec and a high
carrier concentration n up to 4× 1020 cm−3 as illustrated in figure 4.1.5.
9. Passivation with SiO2.
10. Metallization with Al.
11. FGA.
Figure 4.1.2: Simulated ion distribution within the sample after implantation with Boron ions at
an energy of 0.7 keV at a tilt angle of 45◦ in order to form a shallow doping only in the SiGe layer
and not in the SOI substrate underneath. The resulting implantation peak of the ion distribution is
located at the interface between Si cap and SiGe layer.
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Figure 4.1.3: SEM image of the planar SiGe/Si heterostructure p-TFET after gate stack patterning
and selective and self-adjusted silicidation with Co at the source side of the device, resulting in a
formation of CoSi2.
Figure 4.1.4: TEM image of the planar SiGe/Si heterostructure p-TFET, revealing the CoSi2 layer
encroached underneath the gate for about 10 nm, thus increasing the area for line tunneling aligned
with the gate electric field lines as compared to point tunneling.
4.2 Device Characterization and Simulation
This chapter presents the experimental results obtained from measurements of the planar
SiGe/Si heterostructure p-TFET. Besides DC characterization, pulsed measurements and
low temperature T analysis are performed in order to describe the physics emerging in this
TFET structure. Focus in all measurements is put on low power electronics as the key
advantage of TFETs as compared to state-of-the-art MOSFETs. In addition, various TCAD
simulations are performed in order to evaluate the experimental results as well as to illustrate
potential improvements of the concept of the planar SiGe/Si heterostructure p-TFET itself.
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Figure 4.1.5: Source doping profile measured by ECV on a reference Si bulk sample for different
temperatures T and different times t of DS. A high carrier concentration n up to 4× 1020 cm−3 is
revealed, being independent of temperature T and time t for DS, whereas a low temperature T of
400 ◦C allows for a sharp doping profile with a steepness λs up to 3 nm/dec in parallel to the high
carrier concentration n.
Finally, as a first step towards logic applications, a NAND gate is realized by means of p-
TFET logic, highlighting the potential of the planar SiGe/Si heterostructure p-TFET as a
promising concept not only for low power electronics but also for low power applications.
4.2.1 DC Characteristics
DC characterization at room temperature T = 300 K is realized by means of a three terminal
setup performed with a Keithley 4200-SCS parameter analyzer [57]. The resulting transfer
characteristics of the planar SiGe/Si heterostructure p-TFET are presented in figure 4.2.1.
A high on-current Ion of 6.7 µA/µm at a supply voltage VDD = |Vd| = |Vov| = |Vg − Voff| of
0.5 V is revealed where Vov denotes the overdrive voltage accounting for a possible threshold
voltage shift of the transfer characteristics and Voff corresponds to the respective gate voltage
Vg at an off-current Ioff of 200 pA/µm. Even at a low supply voltage VDD of only 0.3 V
the on-current Ion of the planar SiGe/Si heterostructure p-TFET still reaches 0.6 µA/µm.
The transfer characteristics exhibit a pronounced linear dependency of the logarithmic of
the drain current log (Id) on the gate voltage Vg in the subthreshold regime, similar to a
conventional MOSFET, resulting in an average subthreshold swing SS of about 80 mV/dec
over four orders of magnitude of drain current Id. This linear dependency of the logarithmic
of the drain current log (Id) on the gate voltage Vg can be attributed to line tunneling
aligned with the gate electric field lines as the dominant contribution to BTBT, as already
pointed out in chapter 2.3.5. For this particular case, the subthreshold swing SS can be
approximated as constant over a distinct region of the gate voltage Vg with the actual
value of the subthreshold swing SS being proportional to the root of the onset voltage
46
4.2 Device Characterization and Simulation
Figure 4.2.1: Measured transfer characteristics of the planar SiGe/Si heterostructure p-TFET,
revealing both a high on-current Ion of 6.7µA/µm at a supply voltage VDD of 0.5 V and an average
subthreshold swing SS of about 80 mV/dec over four orders of magnitude of drain current Id in
parallel.
√
Vonset. The latter in turn is as a measure of the gate voltage Vg required in order to
deplete parts of the source region directly underneath the gate as a precondition for line
tunneling aligned with the gate electric field lines, thus affording both a small band gap Eg
and good electrostatic control in order to minimize its value. Furthermore, the ambipolar
switching of the planar SiGe/Si heterostructure p-TFET is strongly suppressed due to the
asymmetric tunnel junctions implemented at source and drain. Whereas the drain tunnel
junction is realized by common ion implantation and thermal activation, resulting in a
broad and defective drain doping profile, the source tunnel junction benefits from IIS and
subsequent DS by means of a selective and self-adjusted silicidation in combination with a
counter doped pocket in order to enable both a sharp source doping profile and a high carrier
concentration n in an enlarged area directly underneath the gate. Thereby, BTBT at the
drain tunnel junction is dominated by point tunneling whereas the source tunnel junction
benefits from line tunneling aligned with the gate electric field lines with the latter being
advantageous in terms of the subthreshold swing SS due to the less pronounced dependency
on the gate voltage Vg as visible from equations (2.3.19) and (2.3.21). In this regard, a
constant subthreshold swing SS over a distinct region of the gate voltage Vg as provided by
line tunneling aligned with the gate electric field lines is highly desired in terms of circuit
design in order to avoid nonlinearities in the corresponding output characteristics which
degrade rise and fall times and consequently, the dynamic noise margin of a TFET [66, 67].
In addition to the subthreshold swing SS, the switching response of a transistor can be
evaluated by means of the transconductance gm = ∂Id∂Vg as a function of the gate voltage Vg
as shown in figure 4.2.2. The transconductance gm as an important figure of merit in terms
of analog circuit design yields to 13.6 µS/µm at a low supply voltage VDD of 0.3 V and even
reaches 42.8µS/µm at a supply voltage VDD of 0.5 V, outperforming state-of-the-art nanowire
(NW) n- and p-TFETs with diameters down to 10 nm by a factor of about 1.5 [68, 69]. The
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Figure 4.2.2: Transconductance gm of the planar SiGe/Si heterostructure p-TFET as a function of
the gate voltage Vg, yielding to 42.8µS/µm at a supply voltage VDD of 0.5 V.
pronounced linear dependency of the logarithmic of the drain current log (Id) as a function
of the gate voltage Vg becomes even more obvious by plotting either the subthreshold swing
SS or the transconductance efficiency gmId =
1
Id
∂Id
∂Vg
= ln(10)SS as a function of the drain current
Id as depicted in figures 4.2.3 and 4.2.4, highlighting a constant subthreshold swing SS and
a constant transconductance efficiency gmId respectively over a distinct region of the drain
current Id. The corresponding output characteristics of the planar SiGe/Si heterostructure
Figure 4.2.3: Subthreshold swing SS of the planar SiGe/Si heterostructure p-TFET as a function
of the drain current Id, highlighting a constant subthreshold swing SS over a distinct region of the
drain current Id.
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Figure 4.2.4: Transconductance efficiency gmId of the planar SiGe/Si heterostructure p-TFET as a
function of the drain current Id, highlighting a constant transconductance efficiency gmId over a distinct
region of the drain current Id.
p-TFET in reverse direction reveal a linear onset as well as a pronounced saturation of the
drain current Id as visible from figure 4.2.5, being clear indications of a sufficient high carrier
concentration n at the source tunnel junction [58, 59]. Thereby, the output characteristics
of the planar SiGe/Si heterostructure p-TFET coincide with the sharp source doping profile
obtained by ECV measurements on a Si bulk reference sample as already discussed in chapter
Figure 4.2.5: Measured output characteristics of the planar SiGe/Si heterostructure p-TFET, re-
vealing a linear onset as well as a pronounced saturation of the drain current Id in reverse direction,
being clear indications of a sufficient high carrier concentration n at the source tunnel junction.
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4.1. In forward direction, an exponential onset is observed as expected in case of a tunnel
diode. In addition to the output characteristics, the output saturation of a transistor can be
evaluated by means of the output conductance gd = ∂Id∂Vd as function of the drain voltage Vd
as illustrated in figure 4.2.6. In case of a MOSFET, the output conductance gd as a further
figure of merit in terms of analog circuit design degrades due to short-channel effects, thus
limiting their scalability. Since the resistance of a tunnel junction can be assumed as much
higher than the resistance of the channel, TFETs do not inherently suffer from short-channel
effects, allowing for a low output conductance gd as compared to MOSFETs. In case of the
planar SiGe/Si heterostructure p-TFET, the resulting output conductance gd exhibits a
sharp transition to low values, i.e. for a gate voltage Vg of −0.1 V which corresponds to a
supply voltage VDD of 0.43 V in case of a minimum voltage Voff of 0.33 V at an off-current
Ioff of 200 pA/µm, the output conductance gd drops in the range of 0.1 µS/µm, once more
outperforming state-of-the-art NW n- and p-TFETs with diameters down to 10 nm [68, 69].
Accordingly, the output conductance gd coincides with the pronounced saturation of the
drain current Id observed in the corresponding output characteristics, suggesting the planar
SiGe/Si heterostructure p-TFET as a feasible candidate for operational transconductance
amplifiers realized by means of TFETs [70].
Subsequently, the intrinsic voltage gain Ai = gmgd as the most important figure of merit
in terms of analog circuit design can be derived, weighting both contributions from the
transconductance gm and the output conductance gd. The obtained values of the intrinsic
voltage gain Ai as a function of the gate voltage Vg are presented in figure 4.2.7, revealing
maximum values of the intrinsic voltage gain Ai above 100 and still above 10 at supply
voltages VDD of 0.3 V and 0.5 V respectively, enabled by a high transconductance gm and a
low output conductance gd in parallel. Thus, the planar SiGe/Si heterostructure p-TFET
Figure 4.2.6: Output conductance gd of the planar SiGe/Si heterostructure p-TFET as a function
of the drain voltage Vd, exhibiting a sharp transition to low values, i.e. for a gate voltage Vg of −0.1 V
which corresponds to a supply voltage VDD of 0.43 V in case of a minimum voltage Voff of 0.33 V at
an off-current Ioff of 200 pA/µm, the output conductance gd drops in the range of 0.1µS/µm.
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Figure 4.2.7: Intrinsic voltage gain Ai of the planar SiGe/Si heterostructure p-TFET as a function
of the gate voltage Vg, revealing maximum values of the intrinsic voltage gain Ai above 100 and still
above 10 at supply voltages VDD of 0.3 V and 0.5 V respectively, enabled by a high transconductance
gm and a low output conductance gd in parallel.
reveals its promising potential not only for usage in digital but also in analog and sensor
applications [21, 22, 23, 24].
As already mentioned, scaling of MOSFETs requires a trade-off between an improvement
of the on-current Ion due to a decreased resistance of the channel and a degradation of the
on-current Ion due to short-channel effects. Thereby, the on-current Ion of a conventional
MOSFET as well as a Schottky barrier MOSFET exhibits a pronounced dependency on
its corresponding gate length Lg [44]. The on-current Ion of a TFET in turn does not scale
with the gate length Lg due to the resistance of the tunnel junction dominating over the
resistance of the channel as visible from figure 4.2.8. No pronounced dependency of the on-
current Ion of the planar SiGe/Si heterostructure p-TFET as a function of the gate length
Lg becomes obvious, thus excluding parasitic contributions from a Schottky junction at
the interface between CoSi2 and n++-SiGe [71]. In addition, the diminished influence of the
Schottky barrier implies a sufficient high carrier concentration n of the n++-SiGe layer,
coinciding with the sharp source doping profile obtained by ECV measurements on a Si bulk
reference sample as already discussed in chapter 4.1.
Subsequently, in order to exclude parasitic contributions of a p-MOSFET due to the in-
troduction of a counter doped pocket at the source tunnel junction and to ensure proper
p-TFET operation, the device was measured in p-MOS mode by swapping source and drain
but keeping the applied biases for drain voltage Vd and gate voltage Vg constant. In case
of a p-MOSFET dominating charge transport, a reproduction of the transfer characteristics
is expected whereas in case of p-TFET operation, switching control of the transistor is lost
due to the (gated) tunnel diode biased in forward direction, enabling thermionic emission.
The corresponding transfer characteristics in case of biasing in p-MOS mode are shown in
figure 4.2.9, indicating a reproduction of the TFET curve only at a drain voltage Vd of
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Figure 4.2.8: On-current Ion of the planar SiGe/Si heterostructure p-TFET as a function of the
gate length Lg, revealing no pronounced dependency of the on-current Ion of the planar SiGe/Si
heterostructure p-TFET as a function of the gate length Lg, thus excluding parasitic contributions
from a Schottky junction at the interface between CoSi2 and n++-SiGe.
−0.1 V whereas at higher absolute drain voltages |Vd| the device exhibits no more switching
and is always on. As a consequence, charge transport in the planar SiGe/Si heterostructure
p-TFET can be sufficiently described by the characteristics of a (gated) tunnel diode and
Figure 4.2.9: Measured transfer characteristics of the planar SiGe/Si heterostructure p-TFET in
case of biasing in p-MOS mode, indicating a reproduction of the TFET curve only at a drain voltage
Vd of −0.1 V whereas at higher absolute drain voltages |Vd| the device exhibits no more switching
and is always on due to the (gated) tunnel diode biased in forward direction, enabling thermionic
emission.
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not by those of a p-MOSFET, resulting in thermionic emission dominating charge transport
in case of biasing in p-MOS mode, but BTBT dominating charge transport in case of biasing
in p-TFET mode as desired.
Measuring a (gated) tunnel diode in forward direction in case of biasing in p-MOS mode
becomes also obvious in the corresponding output characteristics as depicted in figure 4.2.10.
Contrary to the output characteristics in case of biasing in p-TFET mode, the output char-
acteristics in case of biasing in p-MOS mode reveal an exponential onset in reverse direction
without any saturation of the drain current Id due to the loss of switching control.
In this regard, TCAD simulations allow for a qualitative reproduction of the measured
transfer characteristics of the planar SiGe/Si heterostructure p-TFET in case of biasing
in p-MOS mode as illustrated in figure 4.2.11. The more the absolute drain voltage |Vd|
is increased, the less the transistor exhibits switching, coinciding with the experimental
results. A comparison of the corresponding band structures at drain voltages Vd of −0.1 V
and −0.5 V as presented in figure 4.2.12 highlights this loss of switching control for increasing
absolute drain voltages |Vd| due to the onset of thermionic emission. At a drain voltage Vd
of −0.1 V, the n++-SiGe layer still acts as an energy barrier for holes from the intrinsic SiGe
channel whereas at a drain voltage Vd of −0.5 V its conduction and valence band are risen
that much in energy that flat-band conditions prevail, thus enabling thermionic emission.
In this regard, the applied gate voltage Vg of 0.5 V has only a diminished influence on the
actual band alignment of the n++-SiGe layer since its high carrier concentration n effectively
screens the gate electric field, coinciding with the vanishing dependency of the drain current
Id on the gate voltage Vg in the corresponding transfer characteristics.
In addition, TCAD simulations allow for a separation of the different contributions from
SRH generation-recombination, TAT and BTBT to the overall drain current Id as visible
Figure 4.2.10: Measured output characteristics of the planar SiGe/Si heterostructure p-TFET in
case of biasing in p-MOS mode, revealing an exponential onset in reverse direction without any
saturation of the drain current Id due to the loss of switching control.
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Figure 4.2.11: Simulated transfer characteristics of the planar SiGe/Si heterostructure p-TFET in
case of biasing in p-MOS mode. The more the absolute drain voltage |Vd| is increased, the less the
transistor exhibits switching due to the (gated) tunnel diode biased in forward direction, enabling
thermionic emission.
Figure 4.2.12: Simulated band structure of the planar SiGe/Si heterostructure p-TFET in case of
biasing in p-MOS mode at a gate voltage Vg of 0.5 V for drain voltages Vd of −0.1 V and −0.5 V,
allowing for thermionic emission in case of the latter due to prevailing flat-band conditions.
from figure 4.2.13 in case of biasing in p-TFET mode. The planar SiGe/Si heterostructure
p-TFET reveals a subthreshold swing SS lower than 60 mV/dec, unmasking TAT as the
contribution in charge for a degradation of the subthreshold swing SS. TAT exhibits an
earlier onset as compared to BTBT, thus distorting the actual value of the onset voltage
Vonset as a measure of the gate voltage Vg required in order to deplete parts of the source
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Figure 4.2.13: Simulated transfer characteristics of the planar SiGe/Si heterostructure p-TFET in
case of biasing in p-TFET mode at a drain voltage Vd of −0.1 V, revealing a subthreshold swing
SS lower than 60 mV/dec, unmasking TAT as the contribution in charge for a degradation of the
subthreshold swing SS.
region directly underneath the gate as a precondition for line tunneling aligned with the gate
electric field lines. Furthermore, TCAD simulations predict a negligible contribution from
SRH generation to the overall drain current Id, allowing for a low off-current Ioff of the planar
SiGe/Si heterostructure p-TFET and thus, coinciding with the experimental results.
Summarizing, the planar SiGe/Si heterostructure p-TFET equally benefits from both a selec-
tive and self-adjusted silicidation in order to enlarge the area for BTBT directly underneath
the gate and a counter doped pocket within the SiGe layer in order to facilitate depletion in
this area as a precondition for line tunneling aligned with the gate electric field lines [72]. In
this regard, the introduction of a counter doped pocket at the source tunnel junction results
in a sharpened doping profile and thus, enables a n++-p+ tunnel junction as visible from
the simulated doping profile shown in figure 4.2.14. The corresponding band structure at
a drain voltage Vd of −0.1 V and at a gate voltage Vg of −0.5 V presented in figure 4.2.15
reveals a stronger band bending in direction perpendicular to the gate due to the use of a
counter doped pocket and thus, a decreased tunneling length, being beneficial for BTBT.
Without a counter doped pocket, band bending in direction perpendicular to the gate is less
pronounced, consequently requiring higher gate voltages Vg to enable BTBT. In order to be
able to evaluate the influence of the counter doped pocket on the overall device performance
quantitatively, a reference sample without a counter doped pocket was processed in parallel
to the ones with counter doped pocket. In addition, the temperature T during DS for 1 min
in nitrogen atmosphere was varied between 400 ◦C and 500 ◦C as already indicated in chapter
4.1 in order to optimize the process flow for the planar SiGe/Si heterostructure p-TFET. The
transfer characteristics and corresponding output characteristics shown in figures 4.2.16 and
4.2.17 summarize the obtained experimental results for these three different devices. The
planar SiGe/Si heterostructure p-TFET drastically benefits from a counter doped pocket
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Figure 4.2.14: Simulated doping profile of the planar SiGe/Si heterostructure p-TFET. The intro-
duction of a counter doped pocket at the source tunnel junction results in a sharpened doping profile
and thus, enables a n++-p+ tunnel junction, being much steeper as compared to the case without
counter doped pocket.
Figure 4.2.15: Simulated band structure of the planar SiGe/Si heterostructure p-TFET in direction
perpendicular to the gate at a drain voltage Vd of −0.1 V and at a gate voltage Vg of −0.5 V, revealing
a stronger band bending in direction perpendicular to the gate due to the use of a counter doped
pocket and thus, a decreased tunneling length, being beneficial for BTBT. Without a counter doped
pocket, band bending in direction perpendicular to the gate is less pronounced, consequently requiring
higher gate voltages Vg to enable BTBT.
enabling a high on-current Ion, a small subthreshold swing SS and a linear onset of the
drain current Id in parallel whereas the device without counter doped pocket suffers from a
S-shaped, superlinear onset of the drain current Id as a clear indication of a degraded source
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Figure 4.2.16: Measured transfer characteristics of the planar SiGe/Si heterostructure p-TFET
at a drain voltage Vd of −0.1 V, comparing the influence of the counter doped pocket as well as
the impact of the temperature T during DS for 1 min in nitrogen atmosphere on the overall device
performance. The planar SiGe/Si heterostructure p-TFET drastically benefits from a counter doped
pocket enabling a high on-current Ion and a small subthreshold swing SS in parallel.
Figure 4.2.17: Measured output characteristics of the planar SiGe/Si heterostructure p-TFET at a
gate voltage Vg of −0.1 V, comparing the influence of the counter doped pocket as well as the impact of
the temperature T during DS on the overall device performance. The planar SiGe/Si heterostructure
p-TFET drastically benefits from a counter doped pocket enabling a linear onset of the drain current
Id whereas the device without counter doped pocket suffers from a S-shaped, superlinear onset of the
drain current Id as a clear indication of a degraded source tunnel junction.
tunnel junction. Furthermore, a low temperature T of 400 ◦C during DS results in a sharper
source doping profile and overall improved device performance.
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The beneficial impact of both the selective and self-adjusted silicidation and the counter
doped pocket at the source tunnel junction on the transfer characteristics of the planar
SiGe/Si heterostructure p-TFET becomes even more obvious in TCAD simulations compar-
ing a pure point tunneling device arising without a selective and self-adjusted silicidation
with a line tunneling device either providing a counter doped pocket at the source tun-
nel junction or not. The corresponding carrier concentration ns of the source was set to
1× 1020 cm−3 with respect to the experimental reference obtained from ECV measurements
as depicted in figure 4.1.5 whereas the carrier concentration nd of the drain was assumed as
1× 1018 cm−3. If considering a counter doped pocket, its carrier concentration np was set to
1× 1019 cm−3. As further parameters for the TCAD simulations, the EOT was assumed as
1.2 nm in accordance with the EOT extracted from CV measurements on MOS capacitors as
discussed in chapter 2.4.2 and the gate length Lg was set to 200 nm. Subsequently, the gate
metal work function was adjusted to match the onset of the planar SiGe/Si heterostructure
p-TFET with counter doped pocket at a gate voltage Vg of about 0 V, yielding a gate metal
work function of 5.2 eV. TCAD simulations performed with Sentaurus Process suggest that
low carrier concentration nd of the drain of only 1× 1018 cm−3, being beneficial for sup-
pression of the ambipolar switching characteristics on the one hand [73], but resulting in a
limitation of the drain current Id for higher absolute gate voltages |Vg| due to an increased
series resistance on the other hand as visible from the measured transfer characteristics il-
lustrated in figure 4.2.1. In this regard, a lower carrier concentration nd of the drain despite
its higher implantation dose of 2× 1014 cm−2 as compared to the carrier concentration np
of the counter doped pocket stemming from an implantation dose of 2× 1013 cm−2 can be
explained by the low thermal budget available in order to sustain the compressive, biax-
ial strain ε within the SiGe layer as already discussed in chapter 4.1, limiting solid phase
epitaxial regrowth (SPER) as well as thermal activation of charge carriers. The higher im-
plantation dose results in more pronounced damage within the SiGe layer at the drain side
and thus, in a lower effective carrier concentration nd of the drain as compared to the carrier
concentration np of the counter doped pocket as visible from a contour plot of the simulated
active carrier concentration n after implantation with Boron ions and thermal activation at
a low temperature T of 500 ◦C for 1 min in nitrogen atmosphere presented in figure 4.2.18.
In accordance with the results from TCAD process simulations, TCAD device simulations
allow for a quantitative evaluation of the resulting transfer characteristics, comparing a pure
point tunneling device arising without a selective and self-adjusted silicidation with a line
tunneling device either providing a counter doped pocket at the source tunnel junction or not
as shown in figure 4.2.19. The corresponding hole band-to-band (hBTB) generation rates at
a drain voltage Vd of −0.1 V and at a gate voltage Vg of −0.5 V are depicted in figure 4.2.20,
visualizing either point or line tunneling aligned with the gate electric field lines being the
dominant contribution to BTBT. On the one hand, without the concept of a selective and
self-adjusted silicidation no increased area directly underneath the gate as a precondition for
line tunneling aligned with the gate electric field lines can be realized, resulting in solely point
tunneling, confined to a local area. On the other hand, the introduction of a counter doped
pocket at the source tunnel junction enables a sharpened doping profile and thus, a reduced
tunneling length, being beneficial for both the hBTB generation rate and the subthreshold
swing SS. Moreover, a counter doped pocket at the source tunnel junction helps in reducing
the onset voltage Vonset as a measure of the gate voltage Vg required in order to deplete parts
of the source region directly underneath the gate as a precondition for line tunneling aligned
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Figure 4.2.18: Contour plot of the simulated active carrier concentration n after implantation
with Boron ions and thermal activation at a low temperature T of 500 ◦C for 1 min in nitrogen
atmosphere, revealing a lower carrier concentration nd of the drain despite its higher implantation
dose of 2× 1014 cm−2 as compared to the carrier concentration np of the counter doped pocket
stemming from an implantation dose of 2× 1013 cm−2.
Figure 4.2.19: Simulated transfer characteristics of the planar SiGe/Si heterostructure p-TFET
at a drain voltage Vd of −0.1 V, revealing the beneficial impact of the selective and self-adjusted
silicidation as well as the counter doped pocket in terms of on-current Ion and subthreshold swing
SS.
with the gate electric field lines. In this regard, a reduction of the onset voltage Vonset can
be achieved by tuning either the band gap Eg of the SiGe layer, the thickness tox of the
gate oxide or the carrier concentration ns of the source which has to be depleted in a region
directly underneath the gate in order to allow for line tunneling aligned with the gate electric
field lines as already discussed in chapter 2.3.5. In this regard, the carrier concentration ns
of the source is scaled by the carrier concentration np of the counter doped pocket as already
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Figure 4.2.20: Contour plots of the simulated hBTB generation rates of the planar SiGe/Si het-
erostructure p-TFET at a drain voltage Vd of −0.1 V and at a gate voltage Vg of −0.5 V, comparing
a pure point tunneling device with a line tunneling device either providing a counter doped pocket
at the source tunnel junction or not. The line tunneling device with counter doped pocket not only
exhibits the highest hBTB generation rate but also the greatest extent in a region directly underneath
the gate.
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suggested by the simulated doping profiles illustrated in figure 4.2.14, defining the overall
steepness of the resulting doping profile at the source tunnel junction. This dependency of
the onset voltage Vonset on the carrier concentration np of the counter doped pocket becomes
even more obvious when varying the carrier concentration np of the counter doped pocket
between 1× 1019 cm−3, 2× 1019 cm−3 and 5× 1019 cm−3 as presented in figure 4.2.21, indi-
cating a reduction of the onset voltage Vonset for increasing carrier concentrations np of the
counter doped pocket. Subsequently, the impact of the thickness tox of the gate oxide on the
simulated transfer characteristics of the planar SiGe/Si heterostructure p-TFET as well as
on its onset voltage Vonset is considered by reducing the EOT from 1.2 nm to 0.8 nm in case
of a further optimized process for gate stack cleaning and deposition as visible from figure
4.2.22. As predicted, a reduction of the thickness tox of the gate oxide not only results in a
lowered onset voltage Vonset, but also enables a drastically improved subthreshold swing SS
of the planar SiGe/Si heterostructure p-TFET due to improved electrostatic control, being
beneficial for BTBT. The impact of the band gap Eg of the SiGe layer on the simulated
transfer characteristics of the planar SiGe/Si heterostructure p-TFET as well as on its onset
voltage Vonset is considered by going from compressively, biaxially strained Si0.45Ge0.55 with
an indirect band gap Eg of about 0.71 eV at room temperature T = 300 K to compressively,
biaxially strained Si0.3Ge0.7 with an indirect band gap Eg of about 0.63 eV at room tempera-
ture T = 300 K as shown in figure 4.2.23, renouncing even higher Ge mole fractions x due to
the lack of consistent BTBT parameters required in order to sufficiently treat compressively,
biaxially strained SiGe as a material with direct band gap Eg. In this regard, enabling
of a direct band gap Eg transition for higher Ge mole fractions x than 0.7 is expected to
give a drastic boost to the generation rates G of electrons and holes according to equation
Figure 4.2.21: Simulated transfer characteristics of the planar SiGe/Si heterostructure p-TFET at
a drain voltage Vd of −0.1 V when varying the carrier concentration np of the counter doped pocket,
revealing a reduction of the onset voltage Vonset as a measure of the gate voltage Vg required in order
to deplete parts of the source region directly underneath the gate as a precondition for line tunneling
aligned with the gate electric field lines for increasing carrier concentrations np of the counter doped
pocket.
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Figure 4.2.22: Simulated transfer characteristics of the planar SiGe/Si heterostructure p-TFET at
a drain voltage Vd of −0.1 V when reducing the EOT from 1.2 nm to 0.8 nm, highlighting a drastically
lowered subthreshold swing SS due to an improved electrostatic control, being beneficial for BTBT.
Figure 4.2.23: Simulated transfer characteristics of the planar SiGe/Si heterostructure p-TFET at
a drain voltage Vd of −0.1 V when increasing the Ge mole fraction x from 0.55 to 0.7, enabling both
an increased on-current Ion and an improved subthreshold swing SS.
(2.3.11), resulting in both an increased on-current Ion and an improved subthreshold swing
SS [74]. Nevertheless, even in the case of an indirect band gap Eg transition, a reduction
of the band gap Eg of the SiGe layer not only results in a lowered onset voltage Vonset, but
also enables both an increased on-current Ion and an improved subthreshold swing SS of the
planar SiGe/Si heterostructure p-TFET. However, this increase of the on-current Ion scales
with an increase of the off-current Ioff due to an increased SRH generation, resulting in an
62
4.2 Device Characterization and Simulation
only comparable ratio of on- to off-current IonIoff with the latter to be effectively overcome by
going from an indirect to a direct band gap Eg transition. In this regard, increasing the
Ge mole fraction x above 0.7 in order to enable a direct band gap Eg transition requires a
reduction of the thickness of the SiGe layer with respect to the critical thickness caused by
the lattice mismatch between Si and Ge as already discussed in chapter 2.4.1. As a conse-
quence, a variation of the thickness tSiGe of the compressively, biaxially strained Si0.45Ge0.55
between 3 nm, 5 nm and 7 nm is taken into account by means of TCAD simulations as visible
from figure 4.2.24. Both the simulated transfer characteristics and the onset voltage Vonset
are quite sensitive to a change of the thickness tSiGe of the SiGe layer, defining the source
tunnel junction. Increasing the thickness tSiGe of the SiGe layer from 5 nm to 7 nm results in
degraded electrostatic control due to the exponential decay of the electric field F within the
SiGe layer, thus reducing the on-current Ion of the planar SiGe/Si heterostructure p-TFET.
However, decreasing the thickness tSiGe of the SiGe layer from 5 nm to 3 nm also reveals a
degraded transfer characteristics due to arising quantization effects, limiting line tunneling
aligned with the gate electric field lines. Thus, the initial thickness tSiGe of the SiGe layer of
5 nm seems to be a reasonable trade-off between degraded electrostatic control and arising
quantization effects, coinciding with simulations from [75] which take field-induced quantum
confinement (FIQC) into account, claiming an optimal thickness of the counter doped pocket
in the range of 3 nm to 4 nm.
Figure 4.2.24: Simulated transfer characteristics of the planar SiGe/Si heterostructure p-TFET
at a drain voltage Vd of −0.1 V when varying the thickness tSiGe of the compressively, biaxially
strained Si0.45Ge0.55 between 3 nm, 5 nm and 7 nm, revealing degraded electrostatic control due to
the exponential decay of the electric field F within the SiGe layer as well as a limitation of line
tunneling aligned with the gate electric field lines due to arising quantization effects.
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4.2.2 Pulsed Measurements
DC characterization in combination with TCAD simulations as provided in chapter 4.2.1
allowed for a sufficient description of the switching behavior of the planar SiGe/Si het-
erostructure p-TFET, being dominated by the influence of the selective and self-adjusted
silicidation as well as the counter doped pocket at the source tunnel junction. Contribu-
tions from a parasitic MOSFET or a parasitic Schottky barrier MOSFET, resulting in a
subthreshold swing SS greater or equal than 60 mV/dec, could be excluded experimentally
by measuring the transfer characteristics of the planar SiGe/Si heterostructure p-TFET in
p-MOS mode on the one hand and investigating the dependency of the on-current Ion on the
gate length Lg on the other hand. TCAD simulations suggested the observed degradation of
the subthreshold swing SS of the planar SiGe/Si heterostructure p-TFET above 60 mV/dec
stemming from TAT. Subsequently, this chapter discusses pulsed measurements as one pos-
sibility to diminish the influence of TAT and thus, allow for an improved subthreshold swing
SS of the planar SiGe/Si heterostructure p-TFET. As already discussed in chapter 2.3.3,
TAT relies on trapping and detrapping of thermally excited carriers. This thermal excita-
tion occurs on a certain time scale, making TAT sensitive to a time-dependent variation of
voltage pulses applied to the device.
Pulsed measurements are realized by means of a three terminal setup performed with a
Tektronix AWG7122C Arbitrary Waveform Generator applying voltage pulses to the device
and a Tektronix DPO70604C Digital & Mixed Signal Oscilloscope visualizing the resulting
voltage pulses arising from the device as its answer to the input [76, 77]. Measurements of the
transfer characteristics are performed in both p-TFET mode and p-MOS mode by pulsing
the gate voltage Vg as a function of the time t while keeping the drain voltage Vd constant
at −0.1 V and visualizing the corresponding source current Is. The pulse length tpulse for
the gate pulse is kept constant at 1 ms with a repetition rate of 20 ms. The resulting time
response of the planar SiGe/Si heterostructure p-TFET to the gate pulse in case of biasing
in both p-TFET mode and p-MOS mode is depicted in figures 4.2.25 and 4.2.26. The source
current Is as a function of the time t exhibits a faster relaxation in case of biasing in p-MOS
mode as compared to in case of biasing in p-TFET mode. For this particular case, the
(gated) tunnel diode is biased in forward direction, resulting in charge transport enabled by
thermionic emission over a potential barrier. However, in case of biasing in p-TFET mode,
charge transport depends on both BTBT and TAT with the latter being a time dependent
mechanism further degrading a relaxation of the source current Is. Thus, analysis of the
time response to the gate pulse in case of biasing in p-MOS mode allows for an evaluation
of the relaxation of the source current Is of the planar SiGe/Si heterostructure p-TFET
caused by parasitic capacitances, yielding a value of the corresponding time constant τ in
the range between 400 µs and 500 µs. As a consequence, the time response of the planar
SiGe/Si heterostructure p-TFET to the gate pulse is dominated by parasitic capacitances
below this time scale whereas an even longer relaxation of the source current Is must result
from a further time dependent process such as TAT. Subsequently, in order to quantitatively
evaluate the influence of TAT, the respective source current Is in case of biasing in both p-
TFET mode and p-MOS mode is extracted at times t of 400 µs, 500 µs and 1 ms for different
gate voltages Vg and is plotted in parallel with the corresponding transfer characteristics
of the planar SiGe/Si heterostructure p-TFET obtained by DC characterization, allowing
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Figure 4.2.25: Measured time response of the planar SiGe/Si heterostructure p-TFET to the gate
pulse at a drain voltage Vd of −0.1 V in case of biasing in p-TFET mode, exhibiting a slower relaxation
as compared to in case of biasing in p-MOS mode. For this particular case, charge transport depends
on both BTBT and TAT with the latter being a time dependent mechanism further degrading a
relaxation of the source current Is.
Figure 4.2.26: Measured time response of the planar SiGe/Si heterostructure p-TFET to the gate
pulse at a drain voltage Vd of −0.1 V in case of biasing in p-MOS mode, exhibiting a faster relaxation
as compared to in case of biasing in p-TFET mode. For this particular case, the (gated) tunnel diode
is biased in forward direction, resulting in charge transport enabled by thermionic emission over a
potential barrier.
for a comparison between DC and pulsed measurement as illustrated in figures 4.2.27 and
4.2.28. As expected, pulsed measurements do not differ from DC measurements in case
of biasing in p-MOS mode since charge transport is based on thermionic emission over a
potential barrier. However, in case of biasing in p-TFET mode, pulsed measurements reveal
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Figure 4.2.27: Transfer characteristics of the planar SiGe/Si heterostructure p-TFET at a drain
voltage Vd of −0.1 V obtained by pulsed measurements in case of biasing in p-TFET mode, revealing
a lowered subthreshold swing SS due to a diminished influence of TAT, scaling with the actual pulse
length.
Figure 4.2.28: Transfer characteristics of the planar SiGe/Si heterostructure p-TFET at a drain
voltage Vd of −0.1 V obtained by pulsed measurements in case of biasing in p-MOS mode, revealing no
difference as compared to DC measurements since charge transport is based on thermionic emission
over a potential barrier due to the (gated) tunnel diode biased in forward direction.
a lowered subthreshold swing SS due to a diminished influence of TAT, scaling with the
actual pulse length. Thus, a degradation of the transfer characteristics of the planar SiGe/Si
heterostructure p-TFET due to TAT can be encountered by means of pulsed measurements,
enabling a reduced activation of traps and thus, a more pronounced contribution from BTBT.
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Coming along with the lowered subthreshold swing SS due to a diminished influence of TAT,
a later onset of the transfer characteristics of the planar SiGe/Si heterostructure p-TFET
can be observed as already discussed in chapter 2.3.3.
4.2.3 Low Temperature Analysis
In order to allow for a more detailed discussion of the physics emerging in the planar SiGe/Si
heterostructure p-TFET low temperature T measurements are performed. The correspond-
ing transfer characteristics at different temperatures T in case of biasing in p-TFET mode are
presented in figure 4.2.29, highlighting the different contributions from both TAT and BTBT
to the overall drain current Id of the planar SiGe/Si heterostructure p-TFET. In this regard,
the assignment of the respective gate voltage windows ∆Vg to TAT and BTBT respectively
will be discussed in detail below. The transfer characteristics reveal the drain current Id
of the planar SiGe/Si heterostructure p-TFET nearly determined by solely BTBT at low
temperatures T due to a freeze-out of traps, resulting in a drastically improved subthreshold
swing SS far below 60 mV/dec. The corresponding dependency of the subthreshold swing SS
on the temperature T is shown in figure 4.2.30, revealing a non-linear relation as predicted for
a TFET with a minimum subthreshold swing SS in the BTBT regime as low as 30 mV/dec
[78, 79]. However, below a temperature T of about 120 K, the subthreshold swing SS no
longer improves for decreasing temperatures T due to a freeze-out of phonons occurring at
one fourth of the Debye temperature T = ΘD4 [80, 81], thus limiting phonon-assisted BTBT
as the dominant mechanism to charge transport in compressively, biaxially strained SiGe for
Ge mole fractions up to x ≤ 0.7 as already discussed in chapter 2.4.1. In addition to the
subthreshold swing SS, the on-current Ion of the planar SiGe/Si heterostructure p-TFET
may yield as a further figure of merit. The corresponding dependency of the on-current
Ion on the temperature T is depicted in figure 4.2.31, revealing a linear decrease of the on-
current Ion of the planar SiGe/Si heterostructure p-TFET for decreasing temperatures T ,
being contrary to the dependency on the temperature T in case of a MOSFET as visible
from equation (2.2.4) in chapter 2.2.1. In order to evaluate the impact of the temperature
T on both the subthreshold swing SS and the on-current Ion in more detail, a functional
relation between the drain current Id arising in the planar SiGe/Si heterostructure p-TFET
and the temperature T is required. In this regard, the dependency of the drain current Id
on the gate voltage Vg in case of line tunneling aligned with the gate electric field lines was
already discussed in chapter 2.3.5. Expressing this proportionality in detail yields [36]:
Id = WLTP
√
Vg − Vonset exp
(
S
√
Vg − Vonset
)
, (4.2.1)
where W and L denote the gate width and gate length respectively overlapping the source.
The onset voltage Vonset as a measure of the gate voltage Vg required in order to deplete
parts of the source region directly underneath the gate as a precondition for line tunneling
aligned with the gate electric field lines in turn can be expressed as [37, 36]:
Vonset = Vfb +
Eg
e
(
1 + 2κsc
κox
tox
√
e2ns
2Egκsc
)
, (4.2.2)
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Figure 4.2.29: Measured transfer characteristics of the planar SiGe/Si heterostructure p-TFET at
different temperatures T for drain voltages Vd of −0.1 V and −0.5 V in case of biasing in p-TFET
mode, highlighting the different contributions from both TAT and BTBT to the overall drain current
Id of the planar SiGe/Si heterostructure p-TFET.
where the dielectric constant κsc of the semiconductor corresponds to the one of compres-
sively, biaxially strained Si0.45Ge0.55 in case of the planar SiGe/Si heterostructure p-TFET,
suggesting a value of 14.2. Subsequently, the material dependent parameters T and S are
given by [37, 36]:
T =
√
eE3gn
2
s
4κ2scγ
Aind
Bind
exp
(
−
√
2κsc
Egns
Bind
)
and S =
√
2eκsc
E2gnsγ
Bind, (4.2.3)
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Figure 4.2.30: Subthreshold swing SS of the planar SiGe/Si heterostructure p-TFET as a function
of the temperature T , revealing a non-linear relation as predicted for a TFET with a minimum
subthreshold swing SS in the BTBT regime as low as 30 mV/dec. A freeze-out of phonons occurs at
a temperature T of about 120 K, corresponding to one fourth of the Debye temperature T = ΘD4 as
indicated by a dotted vertical line.
Figure 4.2.31: On-current Ion of the planar SiGe/Si heterostructure p-TFET as a function of the
temperature T , revealing a linear decrease of the on-current Ion of the planar SiGe/Si heterostructure
p-TFET for decreasing temperatures T , being contrary to the dependency on the temperature T in
case of a MOSFET. A freeze-out of phonons occurs at a temperature T of about 120 K, corresponding
to one fourth of the Debye temperature T = ΘD4 as indicated by a dotted vertical line.
where the material dependent parameters Aind and Bind are defined in equation (2.3.13) in
chapter 2.3.2, taking the interaction with phonons required for phonon assisted BTBT into
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account. The parameter γ in turn resembles a screening length and can be described as [37,
36]:
γ = 1 + κsc
κox
tox
√
e2ns
2Egκsc
. (4.2.4)
However, the material dependent parameter P introduced in equation (4.2.1) does not show
up in the original references since the analytical model was derived for the case of line
tunneling aligned with the gate electric field lines in a direct band gap Eg semiconductor.
As a consequence, the exponent of the electric field F describing the generation rates G of
electrons and holes according to equation (2.3.11) as derived by Kane’s semiclassical, local
model was assumed as 2. In order to account for the indirect band gap Eg of compressively,
biaxially strained Si0.45Ge0.55 in case of the planar SiGe/Si heterostructure p-TFET the
exponent was adjusted to 2.5 as already discussed in chapter 2.3.2, yielding the additional
parameter P which is given by [37]:
P =
(
Egns
2κsc
)1/4
. (4.2.5)
Summarizing, equation (4.2.1) not only provides the functional relation between the drain
current Id and the gate voltage Vg in case of line tunneling aligned with the gate electric
field lines, but also reveals the corresponding dependency of the drain current Id on the
band gap Eg of the semiconductor. In addition, the dependency of the band gap Eg of the
semiconductor on the temperature T can be described by means of Varshni’s relation as
follows [82, 83]:
Eg (T ) = Eg,0 − αT
2
T + β , (4.2.6)
with Eg,0 denoting the band gap at a temperature T of 0 K as well as α and β being material
dependent parameters. In this regard, the band gap Eg,0 of compressively, biaxially strained
Si0.45Ge0.55 in case of the planar SiGe/Si heterostructure p-TFET at a temperature T of 0 K
was extrapolated from its band gap Eg,300 at room temperature T = 300 K with the latter
assumed as 0.71 eV according to TCAD simulations. Subsequently, by combining equations
(4.2.1) and (4.2.6), the functional relation between the drain current Id arising in the planar
SiGe/Si heterostructure p-TFET and the temperature T can be derived, allowing for an
evaluation of the dependencies of both the subthreshold swing SS and the on-current Ion on
the band gap Eg. In this regard, the dependency of the on-current Ion on the band gap Eg
is given by:
Ion ∝ T︸︷︷︸
∝E−1/4g exp(−Eg)
P︸︷︷︸
∝E1/4g
√
Vg − Vonset︸ ︷︷ ︸
∝E1/4g
exp
(
S︸︷︷︸
∝E3/4g
√
Vg − Vonset︸ ︷︷ ︸
∝E1/4g
)
∝ E1/4g . (4.2.7)
Plotting the on-current Ion of the planar SiGe/Si heterostructure p-TFET as a function of the
fourth root of the band gap E1/4g as illustrated in figure 4.2.32 reveals a linear dependency
as a clear indication of line tunneling aligned with the gate electric field lines being the
dominant contribution to BTBT. However, a slight degradation of this linear dependency can
be observed which can be explained by the analytical model itself, derived for semiconductors
with a direct band gap Eg and only adapted to an indirect band gap Eg by adjusting the
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Figure 4.2.32: On-current Ion of the planar SiGe/Si heterostructure p-TFET as a function of the
fourth root of the band gap E1/4g , revealing a linear dependency as a clear indication of line tunneling
aligned with the gate electric field lines being the dominant contribution to BTBT. A freeze-out
of phonons occurs at a temperature T of about 120 K, corresponding to one fourth of the Debye
temperature T = ΘD4 as indicated by a dotted vertical line.
exponent of the electric field F from 2 to 2.5. Moreover, the actual value of the band gap
Eg of compressively, biaxially strained Si0.45Ge0.55 of 0.71 eV might be underestimated since
TiN metal gates deposited by AVD are known to introduce compressive stress in Si layers
[84], enabling an additional compressive strain ε in the embedded SiGe layer and thus a
further decreased band gap Eg. Subsequently, the dependency of the subthreshold swing SS
on the band gap Eg can be derived by means of equations (4.2.1) and (4.2.6):
SS =
[
∂ log Id
∂Vg
]−1
∝
∝E1/4g︷ ︸︸ ︷√
Vg − Vonset
S︸︷︷︸
∝E3/4g
∝ E−1/2g . (4.2.8)
Plotting the subthreshold swing SS of the planar SiGe/Si heterostructure p-TFET as a
function of the reciprocal of the second root of the band gap E−1/2g as presented in figure
4.2.33 also reveals a linear dependency as a clear indication of line tunneling aligned with
the gate electric field lines being the dominant contribution to BTBT. In contrast to the
on-current Ion, no degradation of this linear dependency becomes obvious which can be
explained by the subthreshold swing SS being the reciprocal of the first derivative of the
logarithmic of the drain current log Id with respect to the gate voltage Vg, thus vanishing
the contribution from the material dependent parameter P introduced by adjusting the
exponent of the electric field F from 2 to 2.5. Instead, a saturation of the subthreshold
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Figure 4.2.33: Subthreshold swing SS of the planar SiGe/Si heterostructure p-TFET as a function
of the reciprocal of the second root of the band gap E−1/2g , revealing a linear dependency as a clear
indication of line tunneling aligned with the gate electric field lines being the dominant contribution
to BTBT. A freeze-out of phonons occurs at a temperature T of about 120 K, corresponding to one
fourth of the Debye temperature T = ΘD4 as indicated by a dotted vertical line.
swing SS below a temperature T of 120 K becomes obvious once more due to the freeze-
out of phonons occurring at one fourth of the Debye temperature T = ΘD4 as already
discussed.
In addition to the dependencies of both the subthreshold swing SS and the on-current Ion
on the temperature T , the dependencies of the material dependent parameters Aind and Bind
on the temperature T are worth to be investigated, allowing for an analysis of the impact of
the temperature T on BTBT arising in the planar SiGe/Si heterostructure p-TFET. In this
regard, transforming of equation (4.2.1) yields:
ln
(
Id√
Vg − Vonset
)
= ln (WLTP ) + S
√
Vg − Vonset. (4.2.9)
Taking equation (4.2.3) into account, the material dependent parameter Bind at a given
temperature T can be obtained as the slope of a linear regression with respect to equation
(4.2.9) whereas the material dependent parameter Aind is proportional to its intercept. Thus,
a value of the material dependent parameter Bind of 10.6 MV/cm at room temperature
T = 300 K is revealed in case of a drain voltage Vd of −0.1 V whereas a drain voltage Vd of
−0.5 V suggests a value of 20.2 MV/cm at room temperature T = 300 K. That significant
difference in the values of the material dependent parameter Bind can be attributed to a
missing treatment of the influence of an applied drain voltage Vd on BTBT in Kane’s
semiclassical, local model, allowing for BTBT currents flowing even when no drain voltage
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Vd is applied since generation rates G of electrons and holes are only a function of the
electric field F , but not of the drain voltage Vd as already discussed in chapter 2.3.1. As a
consequence, the value of the material dependent parameter Bind of 20.2 MV/cm at a drain
voltage Vd of −0.5 V is less trusted since a higher absolute drain voltage |Vd| only modulates
the overall channel resistance but has no beneficial impact on the actual potential barrier at
the source tunnel junction, determining BTBT. Taking the value of the material dependent
parameter Bind of 10.6 MV/cm at a drain voltage Vd of −0.1 V into account, a much smaller
value as compared to literature is revealed [42], suggesting values of the material dependent
parameter Bind in the range of 13.8 MV/cm to 15.9 MV/cm in case of compressively, biaxially
strained Si0.45Ge0.55. In this regard, a small value of the material dependent parameter Bind
results in increased generation rates G of electrons and holes according to equation (2.3.12)
and thus, enhanced BTBT. The extracted value of the material dependent parameter Bind
of 10.6 MV/cm at room temperature T = 300 K corresponds to a Ge mole fraction x of more
than 0.7 and subsequently, to a band gap Eg of at most 0.63 eV in case of compressively,
biaxially strained SiGe [42], arising from a further reduced band gap Eg as compared to
solely pseudomorphic growth. Thus, the smaller value of the material dependent parameter
Bind coincides with a reduced band gap Eg due to additional compressive strain ε arising
from the TiN metal gate deposited by AVD as already indicated. It is worth mentioning
that a band gap Eg of 0.63 eV suggests an optimal supply voltage VDD of the planar SiGe/Si
heterostructure p-TFET of about 0.5 V according to V optimizedDD ≈ Eg1.2e [85], coinciding with
the results obtained by DC measurements as already discussed in chapter 4.2.1.
Subsequently, the corresponding dependency of the material dependent parameter Bind on
the band gap Eg can be evaluated by means of equation (2.3.13). Plotting the square of
the third root of the material dependent parameter B2/3ind as a function of the band gap
Eg as shown in figure 4.2.34 reveals a linear dependency with the slope of the curve being
proportional to the third root of the reduced tunneling mass m1/3r as a clear indication
of BTBT dominating charge transport in the planar SiGe/Si heterostructure p-TFET. In
addition, the degradation of the linear dependency due to the freeze-out of phonons occurring
at one fourth of the Debye temperature T = ΘD4 becomes obvious as well.
In summary, low temperature T measurements enable evaluation of BTBT and its influence
on subthreshold swing SS and on-current Ion due to a freeze-out of traps. Line tunneling
aligned with the gate electric field lines is revealed as the dominant contribution to BTBT in
the planar SiGe/Si heterostructure p-TFET. In order to allow for further analysis of the traps
and their impact on the charge transport arising in the planar SiGe/Si heterostructure p-
TFET, an extraction of their activation energy Ea is required. In this regard, the dependency
of the drain current Id on the activation energy Ea is given by [27, 86, 87, 32]:
Id ∝ exp
(
− Ea
kBT
)
, (4.2.10)
By means of an Arrhenius plot as depicted in figure 4.2.35 the corresponding activation
energy Ea of the traps is extracted as the slope of the natural logarithm of the drain current
ln (Id) in the high temperature T regime according to equation (4.2.10). Below a temperature
T of 240 K a freeze-out of traps occurs, coming along with the slope of the natural logarithm
of the drain current ln (Id) nearly vanishing, thus resulting in no further contribution of TAT
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Figure 4.2.34: Third root squared of the material dependent parameter B2/3ind of the planar SiGe/Si
heterostructure p-TFET as a function of the band gap Eg, revealing a linear dependency as a clear
indication of BTBT dominating charge transport in the planar SiGe/Si heterostructure p-TFET. The
slope of the curve is proportional to the third root of the reduced tunneling mass m1/3r . A freeze-out
of phonons occurs at a temperature T of about 120 K, corresponding to one fourth of the Debye
temperature T = ΘD4 as indicated by a dotted vertical line.
to the overall drain current Id of the planar SiGe/Si heterostructure p-TFET. However, a
pronounced dependency of the slope of the natural logarithm of the drain current ln (Id)
on the gate voltage Vg becomes obvious in the high temperature T regime, enabling an
extraction of the activation energy Ea of the traps. Plotting the resulting activation energies
Ea as a function of the corresponding gate voltage Vg as illustrated in figure 4.2.36 allows for
an assignment of the respective activation energies Ea to SRH, TAT and BTBT as already
suggested when discussing the transfer characteristics of the planar SiGe/Si heterostructure
p-TFET at different temperatures T . Above activation energies Ea of half of the band
gap Eg2 charge transport is dominated by SRH whereas activation energies Ea below 0.1 eV
enable BTBT [27]. As a consequence, charge transport is dominated by TAT for activation
energies Ea in between SRH and BTBT regime. In case of biasing in p-TFET mode, a
sharp transition of the activation energy Ea from both SRH and TAT to BTBT regime is
realized independently of the applied drain voltage Vd within a small gate voltage window
∆Vg of less than 0.4 V, being much steeper as compared to state of the art Si, SiGe or Ge
source n-TFETs [88], and even comparable to III-V n-TFETs with Zn diffusion, enabling
both box-like, sharp doping profiles and BTBT without phonon interaction due a direct
band gap Eg transition [89, 90]. In addition, the extracted activation energies Ea hardly
reach the SRH regime above Eg2 , being responsible for the low off-current Ioff of the planar
SiGe/Si heterostructure p-TFET as already suggested when discussing the simulated transfer
characteristics. However, in case of biasing in p-MOS mode, that sharp transition of the
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Figure 4.2.35: Arrhenius plot of the logarithmic of the drain current ln (Id) of the planar SiGe/Si
heterostructure p-TFET as a function of the reciprocal of the temperature 1T for drain voltages Vd of−0.1 V and −0.5 V, allowing for an extraction of the activation energy Ea of the traps as the slope
of the natural logarithm of the drain current ln (Id) in the high temperature T regime. A freeze-out
of phonons occurs at a temperature T of about 120 K, corresponding to one fourth of the Debye
temperature T = ΘD4 as indicated by a dotted vertical line.
activation energy Ea from both SRH and TAT to BTBT regime is reproduced only at a
drain voltage Vd of −0.1 V whereas at a drain voltage Vd of −0.5 V the dependency of the
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Figure 4.2.36: Activation energy Ea as a function of the gate voltage Vg for drain voltages Vd of
−0.1V and −0.5V. In case of biasing in p-TFET mode, a sharp transition of the activation energy
Ea from both SRH and TAT to BTBT regime is realized independently of the applied drain voltage
Vd within a small gate voltage window ΔVg of less than 0.4V. However, in case of biasing in p-MOS
mode, that sharp transition of the activation energy Ea is reproduced only at a drain voltage Vd of
−0.1V whereas at a drain voltage Vd of −0.5V the dependency of the activation energy Ea on the
gate voltage Vg vanishes due to the (gated) tunnel diode biased in forward direction.
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activation energy Ea on the gate voltage Vg vanishes, resulting in a nearly constant activation
energy Ea at a low level of about 0.1 eV. For this particular case, the transistor is always on
due to the (gated) tunnel diode biased in forward direction, enabling thermionic emission
with the latter mainly driven by the drain voltage Vd, but not by the gate voltage Vg as
expected in case of a (gated) tunnel diode. As a consequence, this vanishing dependency of
the activation energy Ea on the gate voltage Vg in case of biasing in p-MOS mode coincides
with the corresponding transfer characteristics at different temperatures T as visible from
figure 4.2.37, revealing switching of the planar SiGe/Si heterostructure p-TFET only at a
drain voltage Vd of −0.1 V whereas at a drain voltage Vd of −0.5 V the transistor exhibits
no more switching. It is worth mentioning that this difference in the dependency of the
activation energy Ea on the gate voltage Vg in case of biasing in both p-TFET mode and
p-MOS mode once more highlights TFET operation of the planar SiGe/Si heterostructure p-
TFET since MOSFET operation implies a reproduction of the dependency of the activation
energy Ea on the gate voltage Vg when swapping source and drain but keeping the applied
biases for drain voltage Vd and gate voltage Vg constant.
In summary, the planar SiGe/Si heterostructure p-TFET drastically benefits from the in-
troduction of a selective and self-adjusted silicidation as well as a counter doped pocket at
the source tunnel junction, enabling BTBT over a wide region of the gate voltage Vg with a
diminished influence of SRH and TAT as derived from low temperature T measurements. In
addition, this diminished influence of SRH and TAT becomes not only visible in the depen-
dency of the activation energy Ea on the gate voltage Vg but also in the dependency of the
corresponding output characteristics on the temperature T in case of biasing in p-MOS mode
as presented in figure 4.2.38, being equivalent to a switching of the source tunnel junction
of the planar SiGe/Si heterostructure p-TFET. A spreading of the output characteristics as
a function of the temperature T is only revealed for contributions from SRH and TAT to
charge transport whereas BTBT does not enable that pronounced dependency on the tem-
perature T [42]. According to the extracted activation energies Ea as a function of the gate
voltage Vg, BTBT in the planar SiGe/Si heterostructure p-TFET already sets in for gate
voltages Vg below 0 V, suggesting a diminished influence of SRH and TAT not only at a high
absolute gate voltage |Vg| of 1.1 V but also at a low absolute gate voltage |Vg| of only 0.1 V.
Comparison of both output characteristics reveals a similar spreading of the drain current
Id as a function of the temperature T for both gate voltages Vg, thus confirming BTBT
dominating over SRH and TAT in the planar SiGe/Si heterostructure p-TFET already at
low absolute gate voltages |Vg| in accordance with the extracted activation energies Ea.
4.2.4 Logic Applications
TFETs are a promising candidate for competing with MOSFETs in terms of low power
electronics, but still lack in terms of logic applications. Subsequently, this chapter presents
a first approach towards logic applications by means of p-logic. In contrast to CMOS-logic,
p-logic only requires p-type transistors as one type of transistor. That way, a NAND gate
is realized by connecting two planar SiGe/Si heterostructure p-TFETs in series and adding
one pull-down resistor connected to ground serving as a voltage divider as sketched in figure
4.2.39. In this regard, a pull-down resistor is required in order to stabilize the logic signal
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Figure 4.2.37: Measured transfer characteristics of the planar SiGe/Si heterostructure p-TFET at
different temperatures T for drain voltages Vd of −0.1 V and −0.5 V in case of biasing in p-MOS
mode, revealing switching of the planar SiGe/Si heterostructure p-TFET only at a drain voltage Vd
of −0.1 V whereas at a drain voltage Vd of −0.5 V the transistor exhibits no more switching due to
the (gated) tunnel diode biased in forward direction.
at a low logic level when no transistor is active and thus, to ensure definition of a valid
logic level. In case of p-logic, this low logic level is determined by the supply voltage VDD,
thus enabling a logic 0, whereas a high logic level is defined through the ground potential,
consequently realizing a logic 1 [91]. The corresponding logic table of a NAND gate is given
in table 4.2.1.
Since the two planar SiGe/Si heterostructure p-TFETs and the pull-down resistor are not
connected on chip-level but via coaxial cables and needles, large impedances and parasitic
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Figure 4.2.38: Measured output characteristics of the planar SiGe/Si heterostructure p-TFET at
different temperatures T for gate voltages Vg of −0.1 V and −1.1 V in case of biasing in p-MOS
mode, revealing a similar spreading of the drain current Id as a function of the temperature T for
both gate voltages Vg, thus confirming BTBT dominating over SRH and TAT in the planar SiGe/Si
heterostructure p-TFET already at low absolute gate voltages |Vg|.
capacitances are to be expected, degrading the time response of the NAND gate. In this
regard, maximum noise margin as a measure of the amount by which a signal exceeds the
minimum threshold for proper operation is achieved by adjusting the pull-down resistor that
way that switching at an input voltage Vin of VDD2 is enabled. The corresponding voltage
transfer characteristics (VTC) with both gates swept in parallel in case of a pull-down
resistor exhibiting a resistance R of 150 kΩ are shown in figure 4.2.40. For this particular
case, switching of the output voltage Vout at an input voltage Vin of about VDD2 is realized, but
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GND
VDD
R
Vout
Vin,B
Vin,A
S
S
D
D
Figure 4.2.39: Schematic illustration of a
NAND gate realized by p-logic.
A B A ∧B
0 0 1
0 1 1
1 0 1
1 1 0
Table 4.2.1: Logic table of a NAND gate with
A and B denoting its inputs.
Figure 4.2.40: Measured VTC of a NAND gate with both gates swept in parallel in case of a pull-
down resistor exhibiting a resistance R of 150 kΩ. For this particular case, switching of the output
voltage Vout at an input voltage Vin of about VDD2 is realized, but inverting of the input voltage Vin
is degraded due to a broad transition of the output voltage Vout.
inverting of the input voltage Vin is degraded due to a broad transition of the output voltage
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Vout. In contrast, adjusting the pull-down resistor to a resistance R of 2 MΩ as depicted in
figure 4.2.41 allows for inverting of the input voltage Vin to be nearly accomplished, but the
transition of the output voltage Vout is shifted from VDD2 towards higher values, resulting in a
degraded noise margin. In this regard, inverting of the input voltage Vin is indispensable in
order to ensure definition of a valid logic level for proper NAND operation, thus yielding the
resistance of the pull-down resistor to a value of 2 MΩ. The pulse length tpulse of the gate
pulse of one transistor is set to 2.5 ms with a repetition rate of 5 ms whereas the pulse length
tpulse of the gate pulse of the other transistor is set to 10 ms with a repetition rate of 20 ms.
The resulting time response of the NAND gate is illustrated in figure 4.2.42, revealing p-
logic operation by means of two planar SiGe/Si heterostructure p-TFETs connected in series.
Even though pulse level and pulse relaxation of the output voltage Vout are degraded due
to large impedances and parasitic capacitances within the measurement setup, the resulting
time response of the NAND gate still allows for a proof of concept of logic applications down
to ultra-low supply voltages VDD of 0.1 V realized by means of planar SiGe/Si heterostructure
p-TFETs.
4.3 Summary and Discussion
Planar SiGe/Si heterostructure p-TFETs were presented which benefit from a selective and
self-adjusted silicidation in combination with a counter doped pocket at the source tun-
nel junction in order to enable line tunneling aligned with the gate electric field lines in
an enlarged area directly underneath the gate. As a consequence, high on-currents Ion of
6.7 µA/µm at a supply voltage VDD of 0.5 V could be achieved in parallel with an average
Figure 4.2.41: Measured VTC of a NAND gate with both gates swept in parallel in case of a
pull-down resistor exhibiting a resistance R of 2 MΩ. For this particular case, inverting of the input
voltage Vin is nearly accomplished, but the transition of the output voltage Vout is shifted from VDD2
towards higher values, resulting in a degraded noise margin.
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Figure 4.2.42: Measured time response of a NAND gate with both gates swept in parallel for a
pull-down resistor exhibiting a resistance R of 2 MΩ, revealing p-logic operation by means of two
planar SiGe/Si heterostructure p-TFETs connected in series. Only in case of both inputs providing
a logic 1, a logic 0 at the output is achieved. In all other cases, a logic 1 at the output is stabilized,
thus accomplishing a NAND gate.
subthreshold swing SS of about 80 mV/dec over four orders of magnitude of drain current
Id. Benchmarking the planar SiGe/Si heterostructure p-TFET with published state of the
art TFETs in terms of on-current Ion and average subthreshold swing SS over four orders
of magnitude of drain current Id as presented in figure 4.3.1 highlights the planar SiGe/Si
heterostructure p-TFET outperforming other devices due to line tunneling aligned with the
gate electric field lines being the dominant contribution to BTBT, especially at a supply
voltage VDD of 0.5 V as already indicated in chapter 4.2.3. TCAD simulations revealed the
beneficial impact of both the selective and self-adjusted silicidation and the counter doped
pocket at the source tunnel junction on the transfer characteristics of the planar SiGe/Si het-
erostructure p-TFET, demonstrating line tunneling aligned with the gate electric field lines
being the dominant contribution to BTBT. In this regard, both the line tunneling mecha-
nism itself and the corresponding onset voltage Vonset exhibit a pronounced sensitivity on
either the carrier concentration ns of the source, the thickness tox of the gate oxide, the band
gap Eg of the compressively, biaxially strained Si0.45Ge0.55 or its thickness tSiGe, making a
careful adjustment of these parameters indispensable when going for further optimization of
the planar SiGe/Si heterostructure p-TFET. Pulsed measurements allowed for an identifi-
cation of TAT being responsible for a degradation of the subthreshold swing SS. A sharp
transition of the activation energy Ea from both SRH and TAT to BTBT regime within a
small gate voltage window ∆Vg of less than 0.4 V was revealed by means of low temperature
T measurements, faster than reported state of the art Si, SiGe or Ge TFETs, thus facilitating
high on-currents Ion at a low supply voltage VDD and a constant subthreshold swing SS in
parallel. Finally, p-logic NAND operation could be demonstrated by means of two planar
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Figure 4.3.1: Benchmarking the planar SiGe/Si heterostructure p-TFET with published state of
the art TFETs in terms of on-current Ion and average subthreshold swing SS over four orders of
magnitude of drain current Id [92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107].
In this regard, full symbols correspond to a supply voltage VDD of 0.3 V, open symbols to a supply
voltage VDD of 0.5 V. The planar SiGe/Si heterostructure p-TFET outperforms other devices due
to line tunneling aligned with the gate electric field lines being the dominant contribution to BTBT,
especially at a supply voltage VDD of 0.5 V.
SiGe/Si heterostructure p-TFETs connected in series, highlighting their ability for both low
power electronics and logic applications down to ultra-low supply voltages VDD of 0.1 V.
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5 Summary and Outlook
Within the framework of this thesis, two different proposals of a TFET device concept
allowing for low power electronics have been investigated. As a first approach, a vertical
SiGe/Si heterostructure n-TFET has been demonstrated which makes use of strained SiGe
as a material with smaller band gap Eg at the source tunnel junction in order to increase the
probability for BTBT while suppressing the ambipolar switching characteristics in parallel
due to the use of Si with its higher band gap Eg as compared to SiGe at the drain tunnel
junction, thus enabling a heterostructure device concept. As a second approach, a planar
SiGe/Si heterostructure p-TFET was presented which not only makes use of strained SiGe
as a material with smaller band gap Eg at the source tunnel junction, but also benefits from
a selective and self-adjusted silicidation in combination with a counter doped pocket at the
source tunnel junction in order to enable line tunneling aligned with the gate electric field
lines in an enlarged area directly underneath the gate.
However, the vertical SiGe/Si heterostructure n-TFET suffered from a high subthreshold
swing SS, a weak onset of the drain current Id with a pronounced S-shape as well as no
visible saturation of the drain current Id due to a strong degradation of both tunnel junc-
tions which may stem from poor electrostatic control caused by a defective interface between
semiconductor and high-κ dielectrics as well as a pronounced surface roughness at the side
walls of the fin, both favoring TAT. In addition, a pronounced ambipolar switching char-
acteristics despite a heterostructure device concept became obvious, resulting from a much
stronger contribution from TAT at the p++-SiGe tunnel junction as compared to the n+-Si
tunnel junction, caused by the different chemical compositions of their respective interfacial
oxide layers on the one hand and a much higher carrier concentration n within the SiGe layer
on the other hand, scaling TAT. Thus, the vertical SiGe/Si heterostructure n-TFET may
serve as a promising proof of concept for further integration of materials with small band
gap Eg such as strained Ge or GeSn which allow for a direct band gap Eg transition into a
three-dimensional device structure while maintaining a Si compatible technology, but needs
careful optimization of its process flow in order to benefit from the versatility grading and
in-situ doping enable. Besides an improved quality of the gate oxide in terms of both elec-
trostatic control and defects favoring TAT, the problem of a pronounced surface roughness
at the side walls of the fin which define the tunnel junctions of a vertical TFET has to be
tackled consequently by means of wet chemical etching and/or oxidation in order to benefit
from this promising TFET device concept.
The planar SiGe/Si heterostructure p-TFET in turn revealed a high on-current Ion of
6.7 µA/µm at a supply voltage VDD of 0.5 V in parallel with an average subthreshold swing
SS of about 80 mV/dec over four orders of magnitude of drain current Id. Benchmarking the
planar SiGe/Si heterostructure p-TFET with published state of the art TFETs in terms of
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on-current Ion and average subthreshold swing SS over four orders of magnitude of drain cur-
rent Id highlighted the planar SiGe/Si heterostructure p-TFET outperforming other devices
due to line tunneling aligned with the gate electric field lines being the dominant contribution
to BTBT. Pulsed measurements allowed for an identification of TAT being responsible for a
degradation of the subthreshold swing SS. A sharp transition of the activation energy Ea
from both SRH and TAT to BTBT regime within a small gate voltage window ∆Vg of less
than 0.4 V was revealed by means of low temperature T measurements, being much steeper
as compared to state of the art Si, SiGe or Ge TFETs, thus facilitating high on-currents
Ion at a low supply voltage VDD and a constant subthreshold swing SS in parallel. Finally,
p-logic NAND operation was demonstrated by means of two planar SiGe/Si heterostructure
p-TFETs connected in series, highlighting their ability for both low power electronics and
logic applications down to ultra-low supply voltages VDD of 0.1 V.
However, in order to enable logic applications not by means of p-logic but by CMOS, both
p-type and n-type configuration of the planar SiGe/Si heterostructure TFET are required
on chip-level. In this regard, processing of planar SiGe/Si heterostructure n-TFETs can be
realized without any need to change the process flow itself as described in chapter 4.1, just by
interchanging the respective dopant types for implantation of source, counter doped pocket
and drain respectively. In order to get an idea of how planar SiGe/Si heterostructure n-
TFETs perform as compared to their p-type counterparts, TCAD simulations are considered
once more. The simulated transfer characteristics of the planar SiGe/Si heterostructure
n-TFET as depicted in figure 5.0.1 reveal a slightly higher subthreshold swing SS, but
comparable on-current Ion with respect to the planar SiGe/Si heterostructure p-TFET. As
a consequence, both the planar SiGe/Si heterostructure p- and n-TFET seem promising
candidates for low power electronics. However, in terms of CMOS logic applications, TFETs
exhibiting equal switching characteristics for p- and n-type configuration are indispensable,
Figure 5.0.1: Simulated transfer characteristics of a planar SiGe/Si heterostructure n-TFET at a
drain voltage Vd of 0.1 V, revealing a slightly higher subthreshold swing SS, but comparable on-
current Ion with respect to the planar SiGe/Si heterostructure p-TFET.
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bringing the onset voltage Vonset as a measure of the gate voltage Vg required in order to
deplete parts of the source region directly underneath the gate as a precondition for line
tunneling aligned with the gate electric field lines into focus of consideration. Realizing a
planar SiGe/Si heterostructure n-TFET just by interchanging the respective dopant types
for implantation of source, counter doped pocket and drain respectively comes along with
a different onset voltage Vonset as compared to the planar SiGe/Si heterostructure p-TFET
and thus, a threshold voltage shift ∆Vt in the resulting transfer characteristics which was
accounted for in the TCAD simulations by adjusting the corresponding gate metal work
function from 5.2 eV to 3.9 eV in case of the planar SiGe/Si heterostructure n-TFET in order
to maintain switching at a gate voltage Vg of about 0 V. However, if an introduction of two
different gate metals in order to ensure comparable switching characteristics for p- and n-
type configuration should be avoided, making changes in the actual process flow inevitable,
a careful adjustment of the carrier concentrations ns and np of source and counter doped
pocket respectively has to compensate for the different onset voltages Vonset of p- and n-type
configuration. In addition, optimization of the carrier concentrations ns and np of source and
counter doped pocket respectively may account for the slightly higher subthreshold swing
SS in case of the planar SiGe/Si heterostructure n-TFET, arising from the valence band
∆Ev offset between Si and strained SiGe as already discussed in chapter 2.4.1, favoring a
p-type configuration. In this regard, the actual carrier concentrations ns and np of source
and counter doped pocket respectively scale with the temperature T with the latter defining
diffusion and thermal activation of charge carriers. As a consequence, not only the carrier
concentrations ns and np of source and counter doped pocket respectively but also the extent
of the counter doped pocket in a region directly underneath the gate are determined by the
temperature T . However, the upper limit of the temperature T is given by the thermal
budget of growth in order to sustain the compressive, biaxial strain ε within the SiGe layer
as already discussed in chapter 4.1, favoring BTBT due to a further reduced band gap Eg
as compared to relaxed SiGe. Thus, a trade-off between the actual carrier concentrations ns
and np of source and counter doped pocket respectively and the thermal budget of growth
is required. In this regard, the limitation due to the thermal budget of growth may be
tackled by in-situ doping of source and counter doped pocket, allowing for an optimized
device concept which will be discussed in detail in chapter 5.1.
5.1 Design Optimizations
The planar SiGe/Si heterostructure p-TFET has been demonstrated as a promising concept
for both low power electronics and logic applications down to ultra-low supply voltages VDD of
0.1 V, but still lacks in terms of subthreshold swing SS below 60 mV/dec due to contributions
from TAT, diminishing the influence of BTBT. Thus, a TFET device concept is required
which enables a reduced defect density in order to suppress TAT on the one hand and allows
for a variable adjustment of the carrier concentrations ns and np of source and counter
doped pocket respectively in order to realize p- and n-type configurations equally switching
on the other hand. In this regard, in-situ doping during growth may enable a reduced defect
density as compared to common ion implantation as already discussed in chapter 3.1 whereas
selective growth enables the definition of a specific region of the TFET, i.e. the source tunnel
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junction or the counter doped pocket, and thus, allows for an alignment of both regions with
respect to each other. Subsequently, an optimized device concept is suggested, combining
both beneficial aspects of in-situ doping and selective growth as schematically illustrated
in figure 5.1.1 in case of p-type configuration, but being applicable to n-type configuration
without any restrictions. This optimized, planar SiGe/Si heterostructure p-TFET is realized
by growing a compressively, strained p+-SiGe layer on top of a SOI substrate, acting as both
a counter doped pocket and the drain. A thin Si cap on top of the compressively, strained p+-
SiGe layer is desirable in order to avoid the formation of a thick and defective interfacial oxide
layer at the interface between SiGe and high-κ dielectrics as already discussed in chapter
3.2. The source tunnel junction is realized by selective etching of the intrinsic Si layer on
the source side of the device and subsequent selective growth of n++-Si into the etched gap.
In this regard, the use of aqueous tetramethyl ammonium hydroxide (TMAH) allows for
selective etching of Si with respect to SiGe [108]. Gate stack cleaning and deposition are
performed analogously to the original, planar SiGe/Si heterostructure p-TFET as described
in chapter 4.1. Thus, the resulting device is changed from a gated p-i-n structure to a gated
p-n diode operated in reverse direction, enabling an inherent suppression of the ambipolar
switching characteristics. However, in order to ensure a proper off-state of the suggested
device, good electrostatic control is indispensable. A similar approach is sketched in [109]
by means of semiclassical device simulations including quantum corrections, revealing line
tunneling aligned with the gate electric field lines as well, but requiring a much more complex
process flow due to an embedding of the source region into a quantum well. The combination
of in-situ doping and selective growth allows for box-like, sharp doping profiles, resulting in
an abrupt source tunnel junction, being beneficial for BTBT due to a decreased tunneling
length. As one further advantage over the original, planar SiGe/Si heterostructure p-TFET,
an alignment of source and counter doped pocket with respect to each other is no longer
necessary since the counter doped pocket is stretched over the whole device, thus defining
the drain contact in parallel. However, in order to exclude parasitic contributions from point
tunneling in this TFET device concept and allow for solely line tunneling aligned with the
gate electric field lines, source and gate have to be aligned with respect to each other, thus
TiN
SiO2
Si
p+-SiGe
Al2O3 / HfO2
n++-Si LsSource
Drain
Figure 5.1.1: Schematic illustration of an optimized, planar SiGe/Si heterostructure p-TFET, en-
abling scaling of line tunneling aligned with the gate electric field lines in an enlarged area directly
underneath the gate by varying the length Ls of the source. In order to exclude parasitic contribu-
tions from point tunneling in this TFET device concept, source and gate have to be aligned with
respect to each other, thus requiring controllable etching of the intrinsic Si layer.
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requiring controllable etching of the intrinsic Si layer. The resulting on-current Ion of the
optimized, planar SiGe/Si heterostructure p-TFET can be linearly scaled by adjusting the
length Ls of the source due to line tunneling aligned with the gate electric field lines being the
dominant contribution to BTBT in this TFET device concept. TCAD simulations reveal
this scaling of the on-current Ion by varying the length Ls of the source between 50 nm,
100 nm and 200 nm as visible from the resulting transfer characteristics illustrated in figure
5.1.2. The corresponding carrier concentration ns of the source was set to 1× 1020 cm−3
with respect to the experimental reference obtained from ECV measurements as discussed
in chapter 4.1 whereas the carrier concentration np of the counter doped pocket was assumed
as 1× 1018 cm−3. As further parameters for the TCAD simulations, the EOT was assumed
as 1.2 nm in accordance with the EOT extracted from CV measurements on MOS capacitors
as discussed in chapter 2.4.2 and the gate length Lg was set to 200 nm. The thickness tSiGe of
the p+-SiGe layer was chosen as 5 nm in order to avoid either degraded electrostatic control
or arising quantization effects as indicated in chapter 4.2. Subsequently, the gate metal work
function was adjusted to match the onset of the optimized, planar SiGe/Si heterostructure
p-TFET at a gate voltage Vg of about 0 V, yielding a gate metal work function of 5.2 eV.
As expected, the gated p-n diode defining the optimized, planar SiGe/Si heterostructure
p-TFET enables an inherent suppression of the ambipolar switching characteristics, being
indispensable in terms of CMOS applications. In addition, due to box-like, sharp doping
profiles, resulting in an abrupt source tunnel junction, line tunneling aligned with the gate
electric field lines is much more favorable as compared to point tunneling and thus, dominates
BTBT in the optimized, planar SiGe/Si heterostructure p-TFET. The more the length Ls of
the source is increased, the less parasitic contributions from point tunneling at the interface
Figure 5.1.2: Simulated transfer characteristics of an optimized, planar SiGe/Si heterostructure p-
TFET at a drain voltage Vd of −0.1 V, revealing a linear scaling of the on-current Ion when varying the
length Ls of the source between 50 nm, 100 nm and 200 nm. Once the length Ls of the source equals
the gate length Lg at a value of 200 nm, point tunneling vanishes, allowing for solely line tunneling
aligned with the gate electric field lines and thus, enabling a drastically reduced subthreshold swing
SS.
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between p+-SiGe and intrinsic Si come into play as visible from the contour plots of the
simulated hBTB generation rates arising in the optimized, planar SiGe/Si heterostructure
p-TFET presented in figure 5.1.3. Once the length Ls of the source equals the gate length Lg
at a value of 200 nm, point tunneling vanishes, allowing for solely line tunneling aligned with
the gate electric field lines. For this particular case, the subthreshold swing SS is drastically
reduced with its minimum value as low as 20 mV/dec as visible from the corresponding
transfer characteristics shown in figure 5.1.2. This drastically reduced subthreshold swing
SS comes along with a later onset of the transfer characteristics which is related to the onset
voltage Vonset required in order to deplete parts of the source region directly underneath the
gate as a precondition for line tunneling aligned with the gate electric field lines as already
discussed in chapter 2.3.5. Thus, an optimized, planar SiGe/Si heterostructure p-TFET is
enabled which allows for solely line tunneling aligned with the gate electric field lines, being
highly desired in terms of circuit design due to its capability of a constant subthreshold swing
SS as already discussed in chapter 4.2.1. In addition, the off-current Ioff of the optimized,
planar SiGe/Si heterostructure p-TFET can be further lowered by a complete removal of the
intrinsic Si layer before subsequent selective growth of n++-Si source into the etched gap as
also visible from the simulated transfer characteristics shown in figure 5.1.2, resulting in an
overall improved ratio of on- to off-current IonIoff .
It is worth mentioning that by means of selective growth and in-situ doping, this TFET
device concept is no longer limited to a planar, single-gate geometry and thus, allows for
the introduction of a NW source and a core-shell counter doped pocket, enabling ideal
electrostatic control and thus, further boosting BTBT. If applied to a heterostructure of
strained Ge/GeSn, a direct band gap Eg transition is additionally enabled, combining the
concept of a GAA structure with a direct band gap Eg transition and a counter doped pocket
at the source tunnel junction in order to enable line tunneling aligned with the gate electric
field lines in an enlarged area directly underneath the gate in one single device.
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Figure 5.1.3: Contour plots of the simulated hBTB generation rates arising in the optimized, planar
SiGe/Si heterostructure p-TFET when varying the length Ls of the source between 50 nm, 100 nm
and 200 nm at a drain voltage Vd of −0.1 V and at a gate voltage Vg of −0.5 V, revealing reduced
parasitic contributions from point tunneling at the interface between p+-SiGe and intrinsic Si for
increasing lengths Ls of the source.
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